Design and Analysis of Majority Logic Based Approximate Adders and Multipliers

Weiqiang Liu, Senior Member, IEEE, Tingting Zhang, Emma McLarnon, Maire O’Neill, Senior Member, IEEE, Paolo Montuschi, Fellow, IEEE and Fabrizio Lombardi, Fellow, IEEE

Abstract—As a new paradigm for nanoscale technologies, approximate computing deals with error tolerance in the computational process to improve performance and reduce power consumption. Majority logic (ML) is applicable to many emerging nanotechnologies; its basic building block (the 3-input majority voter, MV) has been extensively used for digital circuit design. In this paper, designs of approximate adders and multipliers based on ML are proposed; the proposed multipliers utilize approximate compressors and a reduction circuitry with so-called complement bits. An influence factor is defined and analyzed to assess the importance of different complement bits depending on the size of the multiplier; a scheme for selection of the complement bits is also presented. The proposed designs are evaluated using hardware metrics (such delay and gate complexity) as well as error metrics. Compared with other ML-based designs found in the technical literature, the proposed designs are found to offer superior performance. Case studies of error-resilient applications are also presented to show the validity of the proposed designs.

Index Terms—majority logic, approximate adder, approximate multiplier, complement bits, approximate compressor, image processing.

1 INTRODUCTION

As one of the main obstacles to attain high performance, power dissipation is increasingly been investigated for IC design. Approximate computing is a promising technique to reduce power consumption and improve performance of circuits and systems by introducing computational errors for error-tolerant applications, such as multimedia signal processing, machine learning and pattern recognition[1-2].

Approximate computer arithmetic circuits based on CMOS technology have been extensively studied. Designs of approximate adders, multipliers and dividers for both fixed-point and floating-point formats have been proposed [3-6]. Error metrics such as the mean error distance (MED), the normalized MED (NMED) and the relative MED (RMED) [7] have been proposed to analyze the errors introduced in the operations of approximate arithmetic circuits.

As CMOS is approaching its technology limitations, emerging nanotechnologies have been proposed at the end of the so-called Moore’s Law, such as Quantum-dot Cellular Automata (QCA) [8-9], nanomagnetic logic (NML) [10], and spin-wave devices (SWD) [11]. All of these technologies rely on majority logic (ML) as digital design framework; this is different from conventional Boolean logic. The majority gate performs a multi-input logic operation (Fig. 1); the logic expression of the 3-input majority gate (voter, MV) is given by:

$$F = M(A, B, C) = AB + BC + AC$$

Fig. 1. Majority gate (3-input voter).

It is expected that significant improvement in power consumption could be achieved by applying approximate computing also to emerging nanotechnologies. However, approximate designs of CMOS circuits cannot be directly applied due to the underlying different logic; few designs of ML based approximate circuits have been studied [12-15]. [12] has proposed a 1-bit approximate full adder (AFA), but no multi-bit designs suitable for practical applications have been outlined. Several ML-based AFAs have been proposed in [13]; 1-bit as well as multi-bit AFAs are considered. For an approximate multiplier (AM), [14] has proposed a 4:2 approximate compressor based on truth table manipulation for designing an approximate multiplier for image processing. [15] has proposed two 4:2 approximate compressors based on the 1-bit AFA of [12].

In this paper, both ML-based AFAs (MLAFAs), and ML-based AMs (MLAMs) are designed. For the MLAF, multi-bit MAFAs are designed by combining 1-bit MAFAs. Moreover, a 2-bit MLFA with a higher accuracy is designed based on logic reduction. For the MLAM, a $2 \times 2$ design with complement bits is proposed. Furthermore, complement bit selection is analyzed as function of the
size of a multiplier; a so-called influence factor is introduced to assess the importance of different complement bits. Few ML-based approximate compressors (MLACs) are designed by MLAFAs or K-Map simplification; then they are employed in the reduction circuitry. Error analysis and a hardware evaluation are presented to validate the proposed designs. Case studies with the proposed approximate adders and multipliers for image processing are also provided as part of this assessment.

This paper has been extended significantly from its previous conference version [13]. The main differences are summarized as follows:

1. A new 2-bit MLFA is proposed based on truth table reduction; it can be used for multi-bit approximate adder design;
2. A 2 × 2 MLAM is proposed and complement bits are introduced;
3. A novel analysis for selecting complement bits is presented;
4. MLACs based on K-Map simplification and 1-bit MLAFAs are proposed;
5. Exact as well as approximate pipelined reduction circuits for 4 × 4 and 8 × 8 MLAMs are proposed;
6. Case studies are provided for image processing as application using the proposed MLAFAs and MLAMs.

The paper is organized as follows: Section 2 reviews related works and error metrics. Designs of ML based approximate full adders are presented in Section 3 (together with evaluation and application). Section 4 presents the design of approximate multipliers by introducing complement bits and approximate compression which utilizes approximate compressors and approximate adders. The application of the proposed approximate multipliers to image processing and comparison with previous designs are also presented in Section 4. Section 5 concludes this paper.

2 RELATED WORKS

2.1 ML-based Approximate Designs

2.1.1 ML-based Approximate Full Adder

A 1-bit MLFA (MLFA1) has been proposed in [12] (Fig. 2). The inputs are given by \( A, B, C \) while \( S \) and \( C_{out} \) are the outputs. MLFA1 generates the output \( S \) as the complement of \( C_{out} \); it introduces 2 errors (among the 8 input combinations) when computing the output \( S \) (Table 1), but saving two majority gates and one inverter. The circled entries in the truth table denote the instances in which the outputs of MLFA differ from the exact full adder (EFA). The equations for the carry out and the sum are as follows:

\[
C_{out} = M(A, B, C) \tag{2}
\]

\[
S = \overline{C_{out}} \tag{3}
\]

2.1.2 ML-based Approximate 4:2 Compressor

As part of a multiplier, a compressor plays an important role. Let the inputs be \( P_5, P_4, P_3, P_2, P_1 \) and the outputs be \( \text{Sum}, C_{out}, \text{Carry} \); the implementation of a 4:2 compressor consists of two serially connected 1-bit full adders[16].

Fig. 2. The schematic diagram of MLFA1[12].

Using a truth table, [14] has proposed an approximate 4:2 compressor (MLAC1) (Fig. 3(a)). In MLAC1, the \( \text{Carry} \) output has the same logic with the input \( P_5 \) in 24 out of 32 cases, and similarly, \( C_{out} \) has the same value as \( P_4 \) in 24 out of 32 cases. So \( \text{Sum} \) output is modified to reduce the error. The equations for the outputs are as follows:

\[
C_{out} = P_4 \tag{4}
\]

\[
\text{Carry} = P_5 \tag{5}
\]

\[
\text{Sum} = M(P_2, P_3, \overline{M}(P_4, P_5, \overline{P}_1)) \tag{6}
\]

![Fig. 3. Schematic diagrams of 4:2 MLACs: (a) MLAC1 [14], (b) MLAC2 [15] (two 1-bit MLAFAs), and (c) MLAC3 [15] (one 1-bit MLFA and one 1-bit EFA).](image)

[15] has proposed two MLACs (Fig. 3(b) and Fig. 3(c)). Fig. 3(b) employs two 1-bit MLAFA1s [12] to substitute the two 1-bit EFAs, so resulting in 12 errors out of 32 cases; to improve the accuracy, the 1-bit MLAFA1 replaces one of the two EFAs in MLAC3. MLAC3 requires a 5-input majority gate; the proposed designs are all based on 3-input majority gates, therefore MLAC3 is not considered for comparison in the paper.

2.1.3 Error Metrics

As approximate computing introduces errors, metrics are required to evaluate the accuracy of approximate circuits. In this paper, we evaluate approximate designs by the Normalized Mean Error Distance (NMED), and the Maximum Absolute Error (MAE). The NMED is the normalizing Mean Error Distance. The Mean Error Distance (MED) is defined as the average of the Error Distance (ED) which is the absolute difference between the approximate and the accurate results across all possible inputs. MAE is defined as the maximum absolute error. The definitions of ED, MED, NMED, and MAE are as follows:

\[
ED = |(ExR - ApR)| \tag{7}
\]
\[ MED = \frac{\sum ED}{N} \]  
\[ NMED = \frac{MED}{MAX} \]  
\[ MAE = \max \{ ED \} \]

where ExR, ApR, N and MAX denote the accurate result, the approximate result, the counts of all possible inputs and the maximum value of the result, respectively.

### 3 ML Based Approximate Full Adder

In this section, a new 1-bit MLFA (MLAFA2) is proposed; it is also compared with the 1-bit EFA and the previous 1-bit MLAFA1 of [12]. Moreover, 2-bit MLAFAs are proposed by utilizing two methods: the first method merges the proposed and the previous 1-bit MLAFAs; the second method is based on a truth table reduction process for the 2-bit design. Multi-bit MLAFAs are also designed by cascading the proposed designs. Both designs and corresponding errors are evaluated and assessed. A case study for image processing is also provided.

#### 3.1 Proposed 1-bit MLAFA

A new 1-bit MLAFA, namely MLAFA2 is proposed (Fig. 4). Consider Table 1, \( C_{out} \) is nearly the same as \( C \) except two cases out of the 8 input cases. Therefore, in Eq. (11), \( C \) can be approximately made equal to \( C_{out} \).

\[ C_{out} = C \]  

The approximate output \( C_{out} \) can be substituted into the exact expression of \( S \) to obtain the approximate \( S \) as follows:

\[ S = M(C_{out}, M(A, B, \overline{C}), C) = M(A, B, \overline{C}) \]  

### TABLE 1

<table>
<thead>
<tr>
<th>Inputs</th>
<th>EFA</th>
<th>MLAFA1 [12]</th>
<th>MLAFA2</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
<td>C ( C_{out} )</td>
<td>( C_{out} )</td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 0 0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>0 1 0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>0 1 0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>1 0 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>0 1 1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>1 0 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>0 0 0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td>1 1 1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The MED and NMED of MLAFA2 are given by:

\[ MED_{MLAFA2} = \frac{1}{8}(0+1+0+0+0+0+1+0) = 0.25 \]  

\[ NMED_{MLAFA2} = \frac{MED_{MLAFA2}}{3} = 0.083 \]

A comparison in terms of number of majority gates (MV), number of inverters (INV), NMED, MAE, delay (D) and delay of carry (\( D_{carry} \)) between EFA, MLAFA1 [12] and the proposed MLAFA2 is reported in Table 2. When considering ML based nanotechnologies, delay (as assessed in this paper) is normalized by the number of majority gates only (so, the delay for the inverters is not included because it is often very small compared to the ML gate) [17]. Compared with EFA, MLAFA2 saves two majority gates, one inverter and one delay. MLAFA2 decreases the delay of carry to 0, compared with MLAFA1 [12], which can reduce the length of the critical path for large scale designs. Although the proposed MLAFA2 incurs a large error for \( C_{out} \) (which could be propagated to the higher bits), the combination of MLAFA1[12] and MLAFA2 introduce fewer errors than only cascading MLAFA1[12]. This is verified next.

### TABLE 2

<table>
<thead>
<tr>
<th>Types of 1-bit Adders</th>
<th>MV</th>
<th>INV</th>
<th>D</th>
<th>( D_{carry} )</th>
<th>NMED</th>
<th>MAE</th>
</tr>
</thead>
<tbody>
<tr>
<td>EFA</td>
<td>3</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>MLAFA1 [12]</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0.083</td>
<td>1</td>
</tr>
<tr>
<td>MLAFA2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0.083</td>
<td>1</td>
</tr>
</tbody>
</table>

#### 3.2 Proposed 2-bit MLAFAs

In this section, 2-bit MLAFAs are proposed by using two methods. The first designs merge the proposed MLAFA2 and MLAFA1 (hence the hybrid nature); the second method designs the 2-bit MLFA using a truth table reduction process. The inputs to the 2-bit adder are given by \( A = a_1a_0 \), \( B = b_1b_0 \), \( C_{in} \), while \( S = s_1s_0 \), and \( C_2 \) are the outputs.

##### 3.2.1 Hybrid 2-bit MLAFA based on MLAFA2

By cascading two 1-bit MLAFAs (MLAFA1 and MLAFA2), four different combinations are considered for the 2-bit MLAFAs; they are shown in Fig. 5(a)-(d). MLAFA1 cascaded with MLAFA1 results in the 2-bit MLAFA11 design. Similarly, MLAFA2 cascaded with MLAFA2 results in the MLAFA22 design. MLAFA12 consists of MLAFA1 and MLAFA2, in which MLAFA1 is used to compute the least significant bits (LSBs); in MLAFA21, MLAFA2 is used to compute the LSBs.

---

**Fig. 4.** The schematic diagram of proposed MLAFA2.

**Fig. 5.** Schematic diagrams of proposed 2-bit MLAFAs: (a) MLAFA11, (b) MLAFA22, (c) MLAFA12, (d) MLAFA21, and (e) MLAFA33.
3.2.2 2-bit MLFA from Truth Table Reduction

For two operands $A$ and $B$, there are four possible combinations. Under an assumed Gaussian distribution for image processing, $A = 0$ or $B = 0$ and $A = 11$ or $B = 11$ are not considered to ensure a low complexity by using a truth table. The reduced truth table is shown in Table 3. The exact expressions for the outputs in these eight cases are given in Eqs. (15)-(17); the schematic diagram is illustrated in Fig. 5(e), this design is hereafter referred to as MLFA33.

$$C_2 = M(A_1, B_1, C_{in})$$

$$s_0 = M(M(\overline{A_0}, B_0, C_{in}), M(A_0, \overline{B_0}, C_{in}), \overline{C_{in}})$$

$$s_1 = \overline{C_2}$$

3.2.3 Comparison and Discussion

Moreover, hybrid MLAFAs designed by cascading two of the inverters have more significance in a multi-bit design.

3.3 Proposed Multi-bit MLAFAs

In this section, multi-bit MLAFAs are considered (including 4-bit and 8-bit designs) by cascading 2-bit MLAFAs.

3.3.1 Proposed 4-bit MLAFAs

Consider a 4-bit MLFA with inputs given by $A = a_3 a_2 a_1 a_0, B = b_3 b_2 b_1 b_0, C_{in}$ and outputs given by $S = s_3 s_2 s_1 s_0, C_s$. Similar to the proposed hybrid 2-bit MLAFAs, 4-bit MLAFAs can be designed by cascading two 2-bit MLAFAs (MLAFA12 and MLAFA21).

Table 5 shows that the proposed designs require fewer gates than an EFA, but at the cost of a reduced accuracy. An improvement of up to 50% in delay is achieved. Although MLAFA1221 has advantages in terms of the reduced number of gates and delay, its MED/NMED is the largest. MLAFA2121 and MLAFA2112 have the same MED/NMED, but MLAFA2121 has less delay. Compared with MLAFA2112, MLAFA1212 requires one less inverter with a reduction in MED. Therefore, MLAFA2121 is the best design which contributes to a reduction of 67% in majority gates and delay. Moreover, the schemes in which two of the same type of the proposed 2-bit MLAFAs are cascaded have better performance than cascading different types of MLAFAs.

MLAFA33 is employed to control the introduced error into the most significant bits (MSBs), as shown in Fig. ??(e)-(f). From Table 5, the designs using MLAFA33 decrease the NMED below 0.084 at a small hardware utilization. Improvements of up to 50% in delay and majority gates can be achieved compared with the exact counterparts.

$$\text{TABLE 5}$$

<table>
<thead>
<tr>
<th>Types of 4-bit Adders</th>
<th>MV</th>
<th>INV</th>
<th>D</th>
<th>MAE</th>
<th>NMED</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPA4[18]</td>
<td>12</td>
<td>8</td>
<td>6</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>RCA4[19]</td>
<td>12</td>
<td>4</td>
<td>7</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>MLAFA1212</td>
<td>4</td>
<td>2</td>
<td>3</td>
<td>10</td>
<td>0.091</td>
</tr>
<tr>
<td>MLAFA2121</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>10</td>
<td>0.092</td>
</tr>
<tr>
<td>MLAFA2121</td>
<td>4</td>
<td>3</td>
<td>10</td>
<td>0.092</td>
<td></td>
</tr>
<tr>
<td>MLAFA2121</td>
<td>4</td>
<td>2</td>
<td>2</td>
<td>10</td>
<td>0.175</td>
</tr>
<tr>
<td>MLAFA2121</td>
<td>6</td>
<td>2</td>
<td>3</td>
<td>9</td>
<td>0.083</td>
</tr>
<tr>
<td>MLAFA2112</td>
<td>6</td>
<td>3</td>
<td>3</td>
<td>10</td>
<td>0.081</td>
</tr>
</tbody>
</table>

3.3.2 Proposed 8-bit MLAFAs

Consider an 8-bit MLFA with inputs $A = a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0, B = b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0, C_{in}$ and outputs $S = s_7 s_6 s_5 s_4 s_3 s_2 s_1 s_0, C_s$. 8-bit MLAFAs are designed by cascading two 4-bit MLAFAs by using MLAFA1212 and MLAFA2121.

The comparison results are presented in Table 6. The proposed designs significantly reduce the number of gates and delay but at a decrease in accuracy. In terms of gates, MLAFA1212-2112 and MLAFA1212-2121 require one less inverter than the other adders; MLAFA2121-2112 and MLAFA2112-2121 incur a smaller delay than the other adders. Compared with MLAFA2121-2121, MLAFA1212-2112 is superior; the design is also better than the other two designs, resulting in an improvement of 67% in major gates and 50% in delay. So the designs whose LSBs are processed by MLAFA1212 show considerable advantages.
For a higher accuracy, we take advantage of MLAFA33 to substitute the MSBs of MLAFA1212-1212, whose NMED is the smallest. From Table 6, MLAFA33 improves the accuracy by decreasing the NMED to approximately 0.08. MLAFA1212-1233 (with a reduction of 58% in majority gates as well as 50% in delay) and MLAFA1212-3333 (with a reduction of 50% in majority gates as well as 50% in delay) are superior to other designs. Moreover when more than 2 MLAFA33 are used, the MAE increases. Therefore, MLAFA1212-3333 and MLAFA1212-1233 are superior to other designs. As for those applications which have relatively low error-tolerance, exact adders can substitute MLAFA33 in MLAFA1212-3333 or MLAFA1212-3333, with relatively smaller errors.

### TABLE 6
Comparison of 8-bit MLAFAs

<table>
<thead>
<tr>
<th>Types of 8-bit Adders</th>
<th>MV</th>
<th>INV</th>
<th>D</th>
<th>MAE</th>
<th>NMED</th>
</tr>
</thead>
<tbody>
<tr>
<td>RCA8[18]</td>
<td>24</td>
<td>16</td>
<td>10</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>MLAFA1212-1212</td>
<td>8</td>
<td>4</td>
<td>5</td>
<td>170</td>
<td>0.090</td>
</tr>
<tr>
<td>MLAFA1212-2121</td>
<td>8</td>
<td>5</td>
<td>4</td>
<td>170</td>
<td>0.092</td>
</tr>
<tr>
<td>MLAFA1212-1212</td>
<td>8</td>
<td>5</td>
<td>5</td>
<td>170</td>
<td>0.091</td>
</tr>
<tr>
<td>MLAFA1212-2121</td>
<td>8</td>
<td>4</td>
<td>4</td>
<td>170</td>
<td>0.092</td>
</tr>
<tr>
<td>MLAFA1212-1233</td>
<td>10</td>
<td>5</td>
<td>5</td>
<td>149</td>
<td>0.082</td>
</tr>
<tr>
<td>MLAFA1212-3333</td>
<td>12</td>
<td>5</td>
<td>5</td>
<td>145</td>
<td>0.081</td>
</tr>
<tr>
<td>MLAFA3333-3333</td>
<td>14</td>
<td>5</td>
<td>5</td>
<td>169</td>
<td>0.080</td>
</tr>
<tr>
<td>MLAFA3333-3333</td>
<td>16</td>
<td>5</td>
<td>5</td>
<td>170</td>
<td>0.080</td>
</tr>
</tbody>
</table>

### 3.4 Image Processing Application with MLAFAs

The proposed 8-bit MLAFAs are applied to image processing when adding two of the same images pixel by pixel and combining them into a single output image. To evaluate the perceived quality of the output, the structural similarity (SSIM) [20] and Peak Signal to Noise Ratio (PSNR) [21] are calculated for each image. The SSIM index takes the logarithm of the squared error between the original image and the processed image relative to the square of the maximum value of the signal; its unit is dB. The greater the PSNR value is, the less distortion it represents.

The obtained results are shown in Fig. 6 and Table 7. As the number of MLAFA33 used increases, the SSIM or the PSNR increases. MLAFA1212-3333 and MLAFA1212-1233 are the best designs for 8-bit MLAFAs. If a higher accuracy is required, exact adders can substitute the MSBs, which can increase SSIM to over 0.9.

### TABLE 7
Image Processing Results of 8-bit MLAFAs

<table>
<thead>
<tr>
<th>Types of 8-bit Adders</th>
<th>SSIM</th>
<th>PSNR(dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MLAFA1212-1212</td>
<td>0.2969</td>
<td>28.69</td>
</tr>
<tr>
<td>MLAFA1212-1233</td>
<td>0.7314</td>
<td>32.05</td>
</tr>
<tr>
<td>MLAFA1212-3333</td>
<td>0.8085</td>
<td>32.30</td>
</tr>
<tr>
<td>MLAFA1233-3333</td>
<td>0.8087</td>
<td>32.31</td>
</tr>
<tr>
<td>MLAFA3333-3333</td>
<td>0.8090</td>
<td>32.31</td>
</tr>
</tbody>
</table>

### 4 ML Based Approximate Multipliers

The designs of ML based approximate multipliers are studied in this section based on $2 \times 2$ MLAMs. The so-called complement bit is introduced through a selection scheme to compensate errors.

Consider Fig. 7 and the proposed design flow of $n \times n$ MLAMs. The multiplicand $a_{n−1}a_{n−2}a_{n−3}a_{n−4} \cdots a_3a_2a_1a_0$ and the multiplier $b_{n−1}b_{n−2}b_{n−3}b_{n−4} \cdots b_3b_2b_1b_0$ are first divided into $N/2$ modules (each of 2 bits as a unit); then, these modules are substituted into the expression to calculate the partial product, while at the same time, selectively adding the compensation bits as per the size of the multiplier. Next, for efficient compression, a partial product reduction (PPR) circuitry which uses exact or approximate compression is employed. This depends on the distribution of the generated partial products (PPs) and the compensation bits, such that the PP of two rows (or a carry in the lowest order) can be obtained. Finally, the final product can be calculated by the final exact adder.

#### 4.1 $2 \times 2$ MLAM

By mapping the $2 \times 2$ AM design [22] into ML (as per Eq. (18)-(20)), $out_1$ requires three majority gates, which is two more than $out_0$ and $out_2$.

$$out_0 = M(A_0, B_0, 0) \quad (18)$$

$$out_1 = M(M(A_1, B_0, 0), M(A_0, B_1, 0), 1) \quad (19)$$

$$out_2 = M(A_1, B_1, 0) \quad (20)$$

Therefore, this should be further improved; furthermore, with an increase of design scale, errors will increase substantially, so unacceptable in most cases. Taking these issues into account, the initial expression is split into two parts (i.e. Eq. (21) and Eq. (22)), one is employed as the $out_1$ of the $2 \times 2$ MLAM, the other is used as a compensation bit (denoted as \(\Delta\)). In this paper, we just take one case into consideration. The other case follows the same rules.

$$out_1 = M(A_0, B_1, 0) \quad (21)$$

$$\Delta = M(A_1, B_0, 0) \quad (22)$$
4.2 Complement Bit Selection

Too many compensation bits will lead to a larger overhead when calculating the subsequent compression; however, too few compensation bits will cause the final result to lose accuracy. Therefore, a tradeoff must be assessed when selecting an appropriate number of compensation bits.

When selecting the compensation bits and to control the error within a reasonable bound, the compensation bits for the lowest weight are ignored. Moreover, the MSB result will be affected by the LSBs, and the hardware overhead for the MSB compensation bit is not less than the LSB compensation bit. Therefore, when the MSB compensation bits are removed, the LSB compensation bits are also ignored.

In this paper, the complement bits are denoted as $C_2^{x}$, where $2^i$ represents the weight of the complement bit and $x$ denotes the signed number of the complement bit if multiple complement bits exist under the current weight. If only a single bit exists for the same weight, the superscript is defaulted; for example, $C_2^{-1}$ denotes the weight of the complement bit ($2^1$), and 1 is its number (i.e. $C_2^{-1}$ and $C_2^{-2}$ for two items for the same weight).

To measure the importance of each complement bit $C_2^{x}$ as well as to determine the ignored items, an influence factor denoted by $P_{C_2^{x}}^{2^n}$ is defined; this is required to show the impact of a complement bit on the final NMED. For an $n \times n$ MLAM, it can be expressed as follows:

$$P_{C_2^{x}}^{2^n} = \frac{N \times 2^i}{2n \times 2^n \times (2^n - 1) \times (2^n - 1)}$$

(23)

where $2^i$ denotes the weight of the complement bit; $n$ denotes the size of the multiplier; $N$ denotes the number of cases that the output ($\Delta$) is 1 when traversing all possible cases (as a function of $n$). Only when the inputs are both 1, $\Delta$ is effective (and equal to 1). Except the two inputs of $\Delta$, there are $2^{(n-1)} \times 2^{(n-1)}$ possible cases for the inputs of multipliers. Thus, the equation can be written as Eq. (24).

$$N = 1 \times 2^{(n-1)} \times 2^{(n-1)} = 2^{2(n-2)}$$

(24)

Consequently, Eq. (23) can be further simplified into Eq. (25).

$$P_{C_2^{x}}^{2^n} = \frac{2^{i-2}}{(2^n - 1)^2}$$

(25)

The influence factor $P_{C_2^{x}}^{2^n}$ has the following properties:

Property 1. For $C_2^{x_1}$ and $C_2^{x_2}$ of different signed numbers but under the same weight and same size of multiplier, $P_{C_2^{x_1}}^{2^n} = P_{C_2^{x_2}}^{2^n}$

Proof. From Eq. (24), the value of $P_{C_2^{x}}^{2^n}$ is independent of $x$. Therefore, $P_{C_2^{x}}^{2^n}$ remains constant when only $x$ changes.

Property 2. For $C_2^{x_1}$ and $C_2^{x_2}$ of different weight but same size of multiplier,
\[ \frac{P_{C_2}^{x_1} n_i}{P_{C_2}^{x_2} n_{n-1}} = \frac{2^{i_1}}{2^{i_2}} \]

**Proof.** From Eq. (24),

\[ \frac{P_{C_2}^{x_1} n_i}{P_{C_2}^{x_2} n_{n-1}} = \frac{2^{i_1-2}}{2^{i_2-2}} = \frac{2^{i_1}}{2^{i_2}} \]

**Property 3.** For different size of multipliers, as \( n_1 \times n_1 \) multiplier and \( n_2 \times n_2 \) multiplier respectively,

\[ (2^{n_1} - 1)^2 \times P_{C_{2i}}^{x_1} n_1 = (2^{n_2} - 1)^2 \times P_{C_{2i}}^{x_2} n_2 \]

**Proof.** From Eq. (24),

\[ P_{C_{2i}}^{x_1} n_1 = \frac{(2^{n_2} - 1)^2}{(2^{n_1} - 1)^2} \]

**Property 4.** For same size of multiplier, if \( i_1 < i_2 < i_3 \cdots < i_{m-1} < i_m \),

\[ P_{C_{2i}}^{x_1} n_i < P_{C_{2i}}^{x_2} n_2 \cdots < P_{C_{2i}}^{x_m} n_{m-1} < P_{C_{2i}}^{x_m} n_m \]

**Proof.** From Property 2,

\[ P_{C_{2i}}^{x_1} n_i = \frac{2^{i_1-i_2}}{2^{i_2}} \]

if \( i_1 < i_2 \), then

\[ P_{C_{2i}}^{x_1} n_i < 1 \]

Thus, \( P_{C_{2i}}^{x_1} n_i \) increases with an increase of \( i \).

**Property 5.** For different size of multipliers, if \( n_1 < n_2 < n_3 \cdots < n_{m-1} < n_m \),

\[ P_{C_{2i}}^{x_1} n_i > P_{C_{2i}}^{x_2} n_2 \cdots > P_{C_{2i}}^{x_m} n_{m-1} > P_{C_{2i}}^{x_m} n_m \]

**Proof.** From Property 3,

\[ P_{C_{2i}}^{x_1} n_i = \frac{(2^{n_2} - 1)^2}{2^{n_1} - 1} \]

if \( n_1 < n_2 \), then

\[ P_{C_{2i}}^{x_1} n_i > 1 \]

Thus, \( P_{C_{2i}}^{x_1} n_i \) decreases with an increase of \( n \).

Assume that the number of ignored compensation bits is \( p \); as \( P_{C_{2i}}^{x_1} n_i \) of different complement bits are mutually independent and linearly superposed, the NMED of a \( n \times n \) approximate multiplier is given by:

\[ \text{NMED}_{n \times n} = P_{C_{2i}}^{x_1} n_1 + P_{C_{2i}}^{x_1} n_2 + P_{C_{2i}}^{x_1} n_3 + \cdots + P_{C_{2i}}^{x_1} n_p \]  

(26)

For a \( 4 \times 4 \) multiplier, there are four complement bits which can be selected (denoted as \( C_{2i}, C_{2i}^1, C_{2i}^2, C_{2i}^3, C_{2i}^4 \)); similarly, an \( 8 \times 8 \) multiplier has 16 items, including \( C_{2i}, C_{2i}^1, C_{2i}^2, C_{2i}^3, C_{2i}^4, C_{2i}^5, C_{2i}^6, C_{2i}^7, C_{2i}^8, C_{2i}^9, C_{2i}^{10}, C_{2i}^{11}, C_{2i}^{12}, C_{2i}^{13}, C_{2i}^{14}, C_{2i}^{15}, C_{2i}^{16} \). Based on Property 2, the items of different signed numbers but under the same weight and size of multiplier share the same value. Table 8 shows the value of the influence factors when \( n=4 \) and \( n=8 \).

In Fig. 9, the NMED increases as \( p \) increases. For different size of multipliers, the largest value of the NMED due to the complement bits is nearly the same. The increase of weight will ultimately increase the NMED; so, when the weight of the compensation bits remains unchanged, the NMED will increase linearly. For a \( 4 \times 4 \) multiplier, when \( p \) changes from 3 to 4, the NMED increases sharply; for an \( 8 \times 8 \) multiplier, when \( p \) is smaller than 10, the NMED increases slowly but when \( p \) is larger than 10, the NMED increases rapidly.

Similar to the above analysis, the expression for MAE can be found. Another influence factor denoted by \( E_{C_{2i}}^{x_1} \) is defined; this is required to show the impact of a complement bit on the final MAE. For an \( n \times n \) MLAM, it can be expressed as follows:

\[ E_{C_{2i}}^{x_1} = \frac{2^i}{2^{n}} \]  

(27)

The MAE of a \( n \times n \) approximate multiplier is given by:

\[ \text{MAE}_{n \times n} = E_{C_{2i}}^{x_1} + E_{C_{2i}}^{x_2} + E_{C_{2i}}^{x_3} + \cdots + E_{C_{2i}}^{x_p} \]  

(28)

In Fig. 10, the MAE increases as \( p \) increases. Same as the analysis of the NMED, for a \( 4 \times 4 \) multiplier, when \( p \) changes from 3 to 4, the MAE sharply increases; for an \( 8 \times 8 \) multiplier, when \( p \) changes from 10 to 11, the MAE sharply increases.

Various approximate compression schemes are studied in the next section for the design of the PPR circuitry so that it can be designed with suitable complement bits to meet specific accuracy constraints.

### 4.3 Design of MLACs

In this section, few approximate 4:2 compressors are designed based on 1-bit MLAFAs (the inputs are \( P_3, P_4, P_5, P_2, P_1 \) and the outputs are \( \text{Sum}, C_{\text{out}}, \text{Carry} \)) and a K-MAP simplification (the inputs are \( P_3, P_4, P_2, P_1 \) and the outputs are \( \text{Sum}, \text{Carry} \)), respectively.
4.3.1 MLACs based on 1-bit MLAFAs

In 4:2 compressors, there are two full adders, referred to as models 1 and 2 from upside to downside (as defined in [16]). 1-bit MLAFAs are used to replace the exact versions. Six different designs are investigated by employing through various combinations of MLAFA1 and MLAFA2 (Fig. 11). For MLAC21, module 1 utilizes MLAFA2 while the other uses MLAFA1. MLAC11 has been proposed in [15]; there are two schemes when MLAFA2 is employed as module 2. So, MLAC22-1 and MLAC12-1 employ the input of the compressor as Carry and use its negation to calculate Sum, while MLAC22-2 and MLAC12-2 employ the output of module 1 as Carry.

4.3.2 MLAC based on K-Map Simplification

To further decrease the hardware complexity, an additional MLAC, namely MLAC4, is proposed; this circuit uses 2 outputs (rather than 3) for the final result. The design of this MLAC is accomplished as per the following 3-step process:

Step 1: Approximation on the number of outputs. Use 2 outputs to denote the results so the binary 11 is employed to represent results larger than 11.

Step 2: Approximation of the expression for the K-map in Step 1. Depending on the properties of the majority logic, simplified equations can be found by introducing few errors.

Step 3: Computing the error distance by combining Step 1 and Step 2.

4.3.3 Comparison and Discussion of MLACs

A comprehensive comparison of these MLACs is provided in Table 11. The designs based on 1-bit MLAFAs are similar, in terms of majority gate consumption and delay. In terms of NMED, the MED of MLAC2 [15], MLAC22-2, MLAC12-1 are 25% smaller than the remaining designs and their MAEs are 50% smaller than the remaining designs; moreover, the carry chain delays of MLAC22-2 and MLAC12-1 are shorter than MLAC2 [15]. The delay of MLAC12-1 is the shortest. The overall delay can be reduced by connecting the output to the input of the next units. Therefore, MLAC22-2 and

---

**TABLE 8**

The Value of Influence Factor when n=4 and n=8

<table>
<thead>
<tr>
<th>n</th>
<th>$P_{C_{21}} \cdot n$</th>
<th>$P_{C_{32}} \cdot n$</th>
<th>$P_{C_{23}} \cdot n$</th>
<th>$P_{C_{27}} \cdot n$</th>
<th>$P_{C_{29}} \cdot n$</th>
<th>$P_{C_{211}} \cdot n$</th>
<th>$P_{C_{213}} \cdot n$</th>
</tr>
</thead>
<tbody>
<tr>
<td>n=4</td>
<td>$2.22 \times 10^{-3}$</td>
<td>$8.88 \times 10^{-3}$</td>
<td>$3.56 \times 10^{-2}$</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>n=8</td>
<td>$7.69 \times 10^{-6}$</td>
<td>$3.07 \times 10^{-5}$</td>
<td>$1.23 \times 10^{-4}$</td>
<td>$4.92 \times 10^{-4}$</td>
<td>$1.97 \times 10^{-3}$</td>
<td>$7.87 \times 10^{-3}$</td>
<td>$1.31 \times 10^{-2}$</td>
</tr>
</tbody>
</table>

---

**TABLE 9**

K-Map of Proposed MLAC4 after Step 1

<table>
<thead>
<tr>
<th>$P_3$</th>
<th>$P_4$</th>
<th>$P_3$</th>
<th>$P_2$</th>
<th>$P_1$</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>00</td>
<td>001</td>
<td>011</td>
<td>010</td>
</tr>
<tr>
<td>01</td>
<td>01</td>
<td>10</td>
<td>11</td>
<td>11</td>
</tr>
<tr>
<td>10</td>
<td>01</td>
<td>10</td>
<td>11</td>
<td>11</td>
</tr>
</tbody>
</table>

**TABLE 10**

K-Map of Proposed MLAC4 after Step 2

<table>
<thead>
<tr>
<th>$P_3$</th>
<th>$P_4$</th>
<th>$P_3$</th>
<th>$P_2$</th>
<th>$P_1$</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>00</td>
<td>01</td>
<td>01</td>
<td>10</td>
</tr>
<tr>
<td>01</td>
<td>01</td>
<td>11</td>
<td>11</td>
<td>11</td>
</tr>
<tr>
<td>10</td>
<td>10</td>
<td>11</td>
<td>11</td>
<td>11</td>
</tr>
</tbody>
</table>

---

**Fig. 10.** Complement bit selection (MAE vs p): (a) $4 \times 4$ MLAM, and (b) $8 \times 8$ MLAM.

**Fig. 11.** Schematic diagrams of proposed approximate 4:2 compressor: (a) MLAC11 (MLAC2 [15]), (b) MLAC22-1, (c) MLAC22-2, (d) MLAC12-1, (e) MLAC12-2, and (f) MLAC21.
**TABLE 11**

Comparison of 4:2 MLACs

<table>
<thead>
<tr>
<th>Types of Compressor</th>
<th>MV</th>
<th>INV</th>
<th>D</th>
<th>D(_{\text{carry}})</th>
<th>MAE</th>
<th>NMED</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exact compressor</td>
<td>6</td>
<td>4</td>
<td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>MLAC1 [14]</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>0</td>
<td>2</td>
<td>0.1</td>
</tr>
<tr>
<td>MLAC2 [15]</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>0.075</td>
<td>0.1</td>
</tr>
<tr>
<td>MLAC2-1</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>0.075</td>
</tr>
<tr>
<td>MLAC2-2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>0.075</td>
</tr>
<tr>
<td>MLAC1-1</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>0.075</td>
</tr>
<tr>
<td>MLAC1-2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>0.075</td>
<td>0.1</td>
</tr>
<tr>
<td>MLAC21</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>0.1</td>
<td></td>
</tr>
<tr>
<td>K-map simplification based</td>
<td>MLAC4</td>
<td>4</td>
<td>0</td>
<td>2</td>
<td>2</td>
<td>3</td>
</tr>
</tbody>
</table>

MLAC12-1 show the best overall performance among these MLACs based on MLAFAs. Compared with the exact design, the proposed designs save 67% of majority gates, 50% of inverters, 50% of delay and 67% of carry chain. MLAC1 [14] requires no delay for carry chain; and a reduction of up to 25% in NMED can be achieved by the proposed designs.

For the design based on K-map simplification, compared with the above designs, the delay is slightly smaller and the error (NMED and MAE) is slightly larger; although MLAC4 requires two additional 3-input majority gates compared with the proposed MLACs based on 1-bit MLAFAs, it uses no inverter and only generates two outputs. Moreover, compared with the exact design, it saves 33% of the majority gates, all inverters, 50% of the delay and 33% of the carry chain.

### 4.4 Design of MLAMs with Proposed PPR Circuitry

During compression, this design uses the distribution of the PPs for compression to shorten the length of the critical path. By using a pipeline, an efficient design of the PPR circuitry is studied for 4 × 4 and 8 × 8 MLAM designs with different number of added complement bits for exact and approximate compression, respectively, to obtain only 2 rows (or a carry in the lowest order). In particular for an 8 × 8 MLAM design in addition to the approach mentioned above, there is yet another structure in which 4 × 4 MLAMs are used to design 8 × 8 MLAMs.

#### 4.4.1 4 × 4 MLAMs

**A. Exact Compression (EC)**

1-bit adders are used for PP compression. Four different compression schemes are presented depending on the number of complement bits (which require one stage of compression as shown in Fig. 13). The PPs within the solid line represent an arithmetic unit. The number of complement bits does not affect the critical path. Independently of the selection of the complement bits, a 4-bit adder is required to compute the final result. The difference between these four schemes is the number of 1-bit adders used for compression. Fig. 13(a) and Fig. 13(b) require four 1-bit adders in Stage 1; Fig. 13(c) needs three while Fig. 13(d) needs only two.

**B. Approximate Compression (AC)**

To further reduce hardware and delay, the proposed MLAFAs and compressors can be utilized in the reduction circuitry. In Fig. 14(a) and Fig. 14(c)-(e), the exact adders can be changed to approximate adders for approximate compression; the PPs circled by dotted lines indicate the approximate arithmetic units.

The proposed compressors are employed when p is 1; an approximate compressor whose inputs come from the output of 1-bit MLAFA, is shown in Fig. 14(b). When considering the delay, the PPs on the right side of the middle line are better compressed by the arithmetic circuits (they have the same delay as the left compression circuits). Two 1-bit EFAs (rather than a 2-bit MLAFA) are selected to better control the errors; if an approximate compressor with 2 outputs is employed, a 3-bit half adder is required for the final result. Otherwise, a 3-bit full adder is required when using an approximate compressor with 3 outputs. However when p increases, the errors increase; consequently, a further approximation is proposed for larger values of p. When p is 4, Fig. 14(f) shows another method for compression (i.e.
reduces the hardware overhead and delay. For example, from [23-24], the proposed design significantly decreases the number of majority gates (p=1), they not only introduce fewer errors, but also incur fewer complement bits needed for addition.

Adding just few majority gates. When comparing approximate compression with an exact compression, approximate compression reduces the accuracy but it decreases the hardware overhead compared with an exact compression. Approximate compression is less pronounced when p is larger. For example, when p is equal to 1, the proposed MLACs show excellent performance so improving the overall accuracy while adding just few majority gates. When comparing 4 × 4 MLAM-EC (p=3) with 4 × 4 MLAM-AC2 (p=1), although more complement bits are needed for 4 × 4 MLAM-AC2 (p=1), they not only introduce fewer errors, but also incur less hardware overhead and delay. Compared with the exact designs from [23-24], the proposed design significantly reduces the hardware overhead and delay. For example, 4×4 MLAM-AC2 (p=1) which uses MLAC22-2 saves at least 37% of the number of majority gates, 46% of the number of inverters and 50% of delay.

### 4.4.2 8 × 8 MLAMs

**A. 8 × 8 MLAMs Using 4 × 4 MLAMs**

8 × 8 MLAMs can be designed using 4 × 4 MLAMs as a module, so generating 4 rows of PPs. Independently of the selection of the complement bits and PPR circuitry, 4 × 4 MLAMs generate an 8-bit result. Therefore, the PPs can be compressed by utilizing eight 1-bit full adders to generate 2 lines requiring an additional 11-bit full adder. To further reduce the hardware, these eight 1-bit full adders can be replaced by approximate adders too.

Four 4 × 4 MLAMs are used so 4 × 4 combinations (based on the number of complement bits) are possible; however, as in Section 4.2, complement bits of the MSBs can be omitted or reserved for the LSBs in this scheme, as reduction of hardware is not the primary objective. Only the cases of using the same type of 4 × 4 MLAM with approximate compression are presented because they have better performance according to the previous discussion; so 4 × 4 MLAM-AC2 (p=1) using MLAC22-2 and 4 × 4 MLAM-AC2 (p=4) are selected.

As shown in Table 13, when p is more than 3, approximate compression has little influence on the NMED; when p is equal to 1, the multiplier with approximate compression made of 4 × 4 MLAM-AC2 (p=1) shows better performance than the one with exact compression made by 4 × 4 MLAM-AC1 (p=1) in terms of NMED, MAE, hardware as well as delay. Compared with the multiplier with the exact compression made of 4 × 4 MLAM-AC (p=2) or 4 × 4 MLAM-AC (p=3) with approximate compression made of 4 × 4 MLAM-AC1 (p=1), the latter has better performance than all other cases.

**B. 8 × 8 MLAMs Using 2 × 2 MLAMs**

Compared with using 4 × 4 MLAMs as a module, the design using a 2 × 2 MLAM as a module can generate all PPs at once, so requiring fewer clock cycles in execution. Depending on the selection of the complement bits, different PPR circuitry designs are proposed (Fig. 15). Only 1-bit adders are considered in all cases. From Table 14, the NMED

### C. Comparison and Discussion of 4 × 4 MLAMs

**Table 12** gives the comparison between various PPR circuitry designs and the exact designs from [23-24]. The proposed MLAF2, MLAC22-2, MLAC21 or MLAC4 are used for approximate compression; approximate compression reduces the accuracy but it decreases the hardware overhead compared with an exact compression. Approximate compression is less pronounced when p is larger. For example, when p is 1, approximate compression significantly affects the NMED and the MAE; however, when p is 4, approximate compression increases the NMED by 7.5% and the MAE 24% only. As mentioned previously, when p is 4, the use of 4 × 4 MLAM-AC2 (p=4) results in a modest NMED and MAE increase. This implies that for an application that can tolerate relatively large errors, a larger approximation can be used.

When p is equal to 1, the proposed MLACs show excellent performance so improving the overall accuracy while adding just few majority gates. When comparing 4 × 4 MLAM-EC (p=3) with 4 × 4 MLAM-AC2 (p=1), although more complement bits are needed for 4 × 4 MLAM-AC2 (p=1), they not only introduce fewer errors, but also incur less hardware overhead and delay. Compared with the exact designs from [23-24], the proposed design significantly reduces the hardware overhead and delay. For example, 4×4 MLAM-AC2 (p=1) which uses MLAC22-2 saves at least 37% of the number of majority gates, 46% of the number of inverters and 50% of delay.
and the MAE are consistent with the analysis above. By decreasing \( p \), the required hardware increases; when \( p \) is larger than 10, the compression just needs 3 stages. Else, 4 stages are necessary for compression; however, the delay is not affected by the number of complement bits.

As discussed, the approximate PPR circuitry using the proposed MLAFA2 and MLACs is assessed at \( p=10 \). Compression is analyzed using MLACs with 3 outputs and the new design using MLACs with 2 outputs (Fig. 16). The red connecting line denotes the critical path in the first compression stage.

Table 15 shows the comparison of \( 8 \times 8 \) MLAMs with an approximate PPR circuitry design. Compared with an exact compression as discussed previously, hardware and delay have been significantly reduced. Approximate compression not only results in a smaller delay, but also in a saving of more than 13% in the number of majority gates with only a small loss in accuracy. Furthermore, the use of MLAC4 not only reduces the required hardware, but it also incurs in a smaller inaccuracy because a smaller number of approximate operations is performed, so showing the best overall performance.

### C. Comparison and Discussion of \( 8 \times 8 \) MLAMs

The best designs are selected and compared with the exact designs from [23] (Table 16). The \( 4 \times 4 \) MLAM-AC2 (\( p=1 \)) using MLAC22-2 reduces by at least 25% the number of majority gates, by 27% the number of inverters and by 33% the delay, compared with the exact designs. The designs based on \( 4 \times 4 \) multipliers are not as good as the designs using \( 2 \times 2 \) multipliers. As for the designs using \( 2 \times 2 \) multipliers, a significant decrease of hardware is achieved without incurring large errors. The MLAC4 based design using \( 2 \times 2 \) multipliers reduces the number of majority gates by up to 48%, the number of inverters by up to 67%, and the delay by up to 47%; the MLAC22-2 based design using \( 2 \times 2 \) multipliers reduces the number of majority gates by up to 50%, the number of inverters up to 53%, and the delay up to 47%.

To further verify the feasibility of the proposed designs using QCA as an emerging technology, a MLAC4 based approximate multiplier design has been implemented using QCADesigner (multi-layer crossing is used and the follow-
### TABLE 16
Comparison of $8 \times 8$ MLAMs

<table>
<thead>
<tr>
<th>Types of $8 \times 8$ Multiplier</th>
<th>MV</th>
<th>INV</th>
<th>D</th>
<th>NMED($10^{-2}$)</th>
<th>MAE</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Exact Multiplier</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$8 \times 8$ Array I based[23]</td>
<td>232</td>
<td>112</td>
<td>30</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$8 \times 8$ Array II based[23]</td>
<td>256</td>
<td>128</td>
<td>30</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$8 \times 8$ Wallace based[23]</td>
<td>256</td>
<td>128</td>
<td>44</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$8 \times 8$ Dadda based[23]</td>
<td>232</td>
<td>112</td>
<td>47</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td><strong>Approximate Multipliers</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Using $4 \times 4$ Multipliers</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Approximate Compression)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MLAM-AC2 (p=1) MLAC22-2</td>
<td>173</td>
<td>82</td>
<td>20</td>
<td>0.0191</td>
<td>6572</td>
</tr>
<tr>
<td>MLAM-AC (p=2)</td>
<td>128</td>
<td>56</td>
<td>20</td>
<td>0.0342</td>
<td>14334</td>
</tr>
<tr>
<td>Using $2 \times 2$ Multipliers (p=10)</td>
<td>MLAC4 based</td>
<td>120</td>
<td>36</td>
<td>16</td>
<td>0.0267</td>
</tr>
<tr>
<td>(Approximate Compression)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MLAC22-2 based</td>
<td>116</td>
<td>52</td>
<td>16</td>
<td>0.0318</td>
<td>9476</td>
</tr>
</tbody>
</table>

Fig. 15. Exact PPR circuitry design for $8 \times 8$ MLAMs: (a) p=16, (b) p=12, (c) p=10, (d) p=8, (e) p=4, and (f) p=1.

Fig. 16. Approximate PPR circuitry design for $8 \times 8$ MLAMs: (a) MLAC (2 outputs) based (p=10), and (b) MLAC (3 outputs) based (p=10).

(ing parameters have been used for the coherence vector simulation engine: Number of Samples: 128000; Convergence Tolerance: 0.00001; Radius of Effect: 55 nm. The rest of the parameters are set as the default values). Table 17 shows the comparison between the 8-bit MLAC4 based approximate multiplier design and the latest CMOS based approximate multipliers (using 45nm technology) [25]; note that there is no direct comparison between majority logic based arithmetic circuits and non-majority based arithmetic circuits.
TABLE 17
Results of $8 \times 8$ Approximate Multipliers (majority based design vs CMOS based design)

<table>
<thead>
<tr>
<th>Types</th>
<th>Delay</th>
<th>Area ($\mu$m$^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MLAC4 based</td>
<td>20 clock zones</td>
<td>19.57</td>
</tr>
<tr>
<td>R4ABM1(p=8)[25]</td>
<td>0.58 ns</td>
<td>581.7</td>
</tr>
<tr>
<td>R4ABM2(p=8)[25]</td>
<td>0.58 ns</td>
<td>538.6</td>
</tr>
</tbody>
</table>

![Fig. 17. Image processing of $8 \times 8$ MLAMs with different numbers of complement bits: (a) $p=2$, (b) $p=4$, (c) $p=6$, (d) $p=8$, (e) $p=10$, (f) $p=12$, (g) $p=14$, and (h) $p=16$.]

4.5 Image Processing Application with MLAMs

The proposed $8 \times 8$ MLAMs are applied to image processing; the multipliers are used to multiply the same two images on a pixel basis so combining the two input images into a single output image. In this section, the impact of MLAMs is assessed with different numbers of complement bits as well as the proposed MLACs and approximate PPR circuit.

4.5.1 $8 \times 8$ MLAMs with Different Numbers of Complement Bits

As shown in Fig. 17, when the number of complement bits changes, the generated image will not change dramatically. Table 18 show that even when $p$ is equal to 16, the processed image retains a high quality (the SSIMs are all above 0.95 and the PSNRs are all above 45dB). Although small changes occur for a different value; when $p$ changes from 10 to 12, then a relatively sharp decrease of the SSIM occurs. To ensure a reasonable accuracy using approximate compression, it is better to choose a value for $p$ smaller than 10. This is consistent with the discussion in Section 4.2.

TABLE 18
Image Processing Results of $8 \times 8$ MLAMs with Different Numbers of Complement Bits

<table>
<thead>
<tr>
<th>Value of $P$</th>
<th>SSIM</th>
<th>PSNR(dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>0.9999</td>
<td>69.93</td>
</tr>
<tr>
<td>4</td>
<td>0.9999</td>
<td>62.61</td>
</tr>
<tr>
<td>6</td>
<td>0.9997</td>
<td>60.04</td>
</tr>
<tr>
<td>8</td>
<td>0.9994</td>
<td>56.17</td>
</tr>
<tr>
<td>10</td>
<td>0.9990</td>
<td>54.74</td>
</tr>
<tr>
<td>12</td>
<td>0.9954</td>
<td>51.77</td>
</tr>
<tr>
<td>14</td>
<td>0.9861</td>
<td>48.47</td>
</tr>
<tr>
<td>16</td>
<td>0.9597</td>
<td>45.08</td>
</tr>
</tbody>
</table>

![Fig. 18. Image processing of $8 \times 8$ MLAMs using $4 \times 4$ MLAMs as a module: exact compression based (a) MLAM-AC1(p=1), (b) MLAM-AC2(p=1)-MLAC22-2, (c) MLAM-AC(p=2), (d) MLAM-AC(p=3); approximate compression based (i) MLAM-AC1(p=1), (g) MLAM-AC2(p=1)-MLAC22-2, (h) MLAM-AC(p=2), (i) MLAM-AC(p=3), and (j) MLAM-AC(p=4).]

![Fig. 19. Image processing of $8 \times 8$ MLAMs using $2 \times 2$ MLAMs as a module: (a) MLAC4 based, (b) MLAC22-2 based, and (c) MLAC12-1 based.]

4.5.2 $8 \times 8$ MLAMs with PPR Circuitry

A. $8 \times 8$ MLAMs Using $4 \times 4$ MLAMs

When $4 \times 4$ MLAMs are used as a module to assemble $8 \times 8$ MLAMs, the results of the PSNR, and SSIM indicate that there is no significant difference between exact compressions and approximate compressions (Fig. 18 and Table 19). Therefore, approximate compression and a value of $p$ smaller than 3 are preferred to further reduce the required hardware. Accordingly, the proposed MLACs can be utilized in image processing applications for reduced delay and power dissipation at a low inaccuracy with a SSIM of up to 0.97 and a PSNR of up to 48dB.

B. $8 \times 8$ MLAMs Using $2 \times 2$ MLAMs

The use of $2 \times 2$ MLAMs as a module for $8 \times 8$ MLAMs as an approximate compression designs shows excellent performance, with a SSIM of at least 0.89 and the PSNR of at least 41 dB (Fig. 19 and Table 20). When comparing
the MLAC22-2 and MLAC12-1 based designs, MLAC22-2 improves by 7% in terms of SSIM and 9% in terms of PSNR. The MLAC4 based design is superior to others with improvements in SSIM and PSNR, so consistent with the original image. Compared with other designs, the utilization of a 2 × 2 approximate multiplier as a module and the proposed approximate compression result in the best performance.

5 Conclusion

This paper has presented a design, analysis and evaluation of majority logic based approximate adders and approximate multipliers. ML based 1-bit, 2-bit and multi-bit AFAs have been proposed; these designs have a reduced circuit complexity and reduced delay compared to the exact counterpart while only incurring a modest loss in accuracy. By combining multiple approximate techniques (such as the proposed MLAs and approximate PPR circuitry) with the so-called complement bits, ML based multi-bit AMs have been proposed: an influence factor has been defined to measure the importance of different complement bits; selection of the complement bits has also been pursued by an in-depth analysis depending on the size of multipliers; multiple MLAs has been proposed based on MLAFAs or K-Map simplification, and has been employed in the approximate PPR circuitry design for 8 × 8 MLAMs. The following conclusions can be drawn.

1) By combining the proposed 1-bit MLFA and the existing 1-bit MLFA, multi-bit MLAFAs can be designed with a relatively large error. The proposed MLFA33 designed by truth table reduction can provide the solution for improving accuracy. For 8-bit adders, MLFA1212-1233 (with a reduction of 58% in majority gates as well as 50% in delay) and MLFA1212-3333 (with a reduction of 50% in majority gates as well as 50% in delay) are superior to other designs.

2) Based on the proposed 2 × 2 MLAM, we can selectively design multi-bit multipliers by adding the complement bits. From the presented theoretical analysis, for a 4 × 4 multiplier, when p changes from 3 to 4, the NMED increases sharply; for an 8 × 8 multiplier, when p is smaller than 10, the NMED increases slowly but when p is larger than 10, the NMED increases rapidly. So p=3 and p=10 are the best choices for the 4 × 4 multiplier and the 8 × 8 multiplier, respectively.

3) MLAC22-2 and MLAC12-1 show the best overall performance among these MLACs based on MLAFAs. Compared with the exact design, the proposed designs save 67% of majority gates, 50% of inverters, 50% of delay and 67% of carry chain. Although MLAC4 requires two additional 3-input majority gates, MLAC4 only has 2 outputs, which is likely to reduce the approximate operation in the PPR circuitry. The MLAC4 based 8 × 8 multiplier using 2 × 2 multipliers (p=10) reduces the number of majority gates by up to 48%, the number of inverters by up to 67%, and the delay by up to 47% compared to the exact counterpart, achieving a significant decrease of hardware without incurring in large errors.

The proposed approximate adders and multipliers have been shown to be good for applications requiring low inaccuracy and high speed. Case studies of error-resilient applications have shown the validity of the proposed designs.

Acknowledgments

This work is supported by a grant from National Natural Science Foundation China (No. 61871216), Fundamental Research Funds for the Central Universities China (NE2019102), Six Talent Peaks Project in Jiangsu Province (XYDXX-009) and the US National Science Foundation (No. 1812467).

References


Weiqiang Liu (S’90-M12-SM’15) received the B.Sc. degree in Information Engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China and the Ph.D. degree in Electronic Engineering from the Queen’s University Belfast (QUB), Belfast, UK, in 2006 and 2012, respectively. In Dec. 2013, he joined the College of Electronic and Information Engineering, NUAA, where he is currently an Associate Professor and the leader of Emerging Integrated Circuit and System (EICAS) Group. He has published one research book by Artech House and over 70 leading journal and conference papers. He serves as an Associate Editor of IEEE Transactions on Computers (TC) and IEEE Transactions on Emerging Topics in Computing (TETC), a Steering Committee Member of IEEE Transactions on Multi-Scale Computing Systems (TMSCS), the Guest Editors of IEEE TETC and Microelectronics Journal. He has been a program committee member for several conferences including ARITH, ISCAS, ASAP, ISVLSI, NANOARCH, AisaHOST, SIPS and ICONIP. He is a member of both CASCOM and VSA Technical Committee, IEEE CAS Society. His research interests include computer arithmetic, approximate computing, emerging technologies in computing systems and hardware security.

Emma McLarnon graduated in 2011 from Queen’s University, Belfast with a joint honours in Mathematics, Statistics and Operational Research. She began researching in the area of Quantum-dot Cellular Automata in 2013, focusing on power dissipation and its impacts on the security of QCA devices, as well as design and implementation of QCA adders and multipliers, along with bit erasure analysis. Her research interests include post-CMOS nanotechnologies, quantum computing and physical un-clonable functions.

Maire O’Neill (M’03-SM’11) obtained an M.Eng. degree with distinction and a Ph.D. in Electrical and Electronic Engineering from Queen’s University Belfast (QUB) in 1999 and 2002, respectively. She is currently Research Director of the Centre for Secure Information Technologies (CSIT) at QUB. She previously held a prestigious UK Engineering and Physical Sciences Research Council (EPSRC) Leadership Fellowship (2008-2015) and was a former holder of a UK Royal Academy of Engineering (RAEng) research fellowship (2003-2008). She has received numerous awards for her research to date which include a 2014 UK Royal Academy of Engineering Silver Medal, the Womens Engineering Society (WES) prize at the 2006 IET Young Woman Engineer of the Year awards and she was named British Female Inventor of the Year in 2007. She has authored two research books and has over 125 international peer-reviewed conference and journal publications. She is Associate Editor for IEEE Transactions on Computers and IEEE Transactions on Emerging Topics in Computing and has acted as guest editor for a number of journals. She has been a technical program committee member for many international conferences, including DAC, CHES, DATE, SOCC, and ISCAS. She is an IEEE Circuits & Systems for Communications (CASCOM) Technical committee member and was treasurer of the Executive Committee of the IEEE United Kingdom and Ireland (UKRI) Section, 2008-09. She is a member of the Royal Irish Academy and a Fellow of the Irish Academy of Engineering.

Paolo Montuschi (M’90-SM’07-F’14) is a Full Professor in the Department of Control and Computer Engineering and a Member of the Board of Governors (BoG) at Politecnico di Torino. Previously, he served as Chair of the Department from 2003 to 2011. His research interests include computer arithmetic and architectures, computer graphics, electronic publications, semantics and education. He is an IEEE Fellow, an IEEE Computer Society (CS) Golden Core member, a recipient of the “Distinguished Service” and the “Spirit of the Computer Society” awards. He is serving as the acting Editor-in-Chief of IEEE Transactions on Emerging Topics in Computing (2019), as the Chair of the CS Awards Committee (2017-19), and as a member of the IEEE Publications Services and Products Board (2018-20). He was the Editor-in-Chief of IEEE Transactions on Computers (2015-18). Previously, he served in a number of Boards and Committees, including the IEEE Products and Services Committee and the BoG of the CS. He is a life member of the International Academy of Sciences of Turin and of Eta Kappa Nu (the Honor Society of IEEE). In March 2017, he co-founded the first HKN Student Chapter in Italy.
Fabrizio Lombardi (M81-SM02-F’09) graduated in 1977 from the University of Essex (UK) with a B.Sc. (Hons.) in Electronic Engineering. In 1977, he joined the Microwave Research Unit at University College London, where he received the Master in Microwaves and Modern Optics (1978), the Diploma in Microwave Engineering (1978) and the Ph.D. from the University of London (1982). He is currently the holder of the International Test Conference (ITC) Endowed Chair Professorship at Northeastern University, Boston. In the past Dr. Lombardi was the Editor-in-Chief of the IEEE Transactions on Computers and the inaugural Editor-in-Chief of the IEEE Transactions on Emerging Topics in Computing. Currently, he is the Editor-in-Chief of the IEEE Transactions on Nanotechnology. Since 2019, he serves as the Vice President for Publications of the IEEE Computer Society. His research interests are bio-inspired and nano manufacturing/computing, VLSI design, testing, and fault/defect tolerance of digital systems. He has extensively published in these areas and coauthored/edited seven books. He is a Fellow of IEEE.