Generalizing Root Variable Choice in Wave Digital Filters with Grouped Nonlinearities


Published in:
Proceedings of the 20th International Conference on Digital Audio Effects

Document Version:
Publisher's PDF, also known as Version of record

Queen's University Belfast - Research Portal:
Link to publication record in Queen's University Belfast Research Portal

Publisher rights
Copyright 2017 the Authors.
This work is made available online in accordance with the publisher's policies. Please refer to any applicable terms of use of the publisher.

General rights
Copyright for the publications made accessible via the Queen's University Belfast Research Portal is retained by the author(s) and / or other copyright owners and it is a condition of accessing these publications that users recognise and abide by the legal requirements associated with these rights.

Take down policy
The Research Portal is Queen's institutional repository that provides access to Queen's research output. Every effort has been made to ensure that content in the Research Portal does not infringe any person's rights, or applicable UK laws. If you discover content in the Research Portal that you believe breaches copyright or violates any law, please contact openaccess@qub.ac.uk.
GENERALIZING ROOT VARIABLE CHOICE IN WAVE DIGITAL FILTERS WITH GROUPED NONLINEARITIES

Kurt James Werner  Michael Jørgen Olsen  Maximilian Rest  Julian D. Parker

Proceedings of the 20th International Conference on Digital Audio Effects (DAFx-17), Edinburgh, UK, September 5–9, 2017

ABSTRACT

Previous grouped-nonlinearity formulations for Wave Digital Filter (WDF) modeling of nonlinear audio circuits assumed that nonlinear (NL) devices with memoryless voltage–current characteristics were modeled as voltage-controlled current sources (VCCSs). These formulations cannot accommodate nonlinear devices whose equations cannot be written as NL VCCSs, and they cannot accommodate circuits with cutsets composed entirely of current sources (including NL VCCSs). In this paper we generalize independent and dependent variable choice at the root of WDF trees to accommodate both these cases, and review two graph theorems for avoiding forbidden cutsets and loops in general.

1. INTRODUCTION

Along with State Space Modeling [1–4] and Port Hamiltonian Systems [5–8], the Wave Digital Filter (WDF) [9–15] formalism is a major approach to Virtual Analog modeling of audio circuits. In short, the Wave Digital Filter approach reframes an electrical circuit into a tree-like structure that separates electrical elements from their topological connections, represents each electrical element and topological connection mathematically with explicit input–output relationships in the (typically voltage or power) wave domain, discretizes reactive elements (most commonly using the trapezoidal rule), and resolves delay-free loops in the resulting structure by tuning the port resistance parameter of the wave variable definition at each port in the circuit. For circuits built entirely out of series and parallel connections, this approach is entirely modular. Good numerical behavior and incremental passivity can normally be inherited from passivity of the reference circuit and the use of wave variables [16]. The original WDF formalism could accommodate a single nonlinear electrical element at the root of the WDF tree [17], since typical audio circuits rather contain multiple nonlinear devices, handling multiple nonlinearities is currently a main subject of WDF research. Three recent approaches to handling multiple nonlinearities involve the resolution of fictitious delays in non-tree-like structures using techniques from multidimensional signal processing with convergence guaranteed in some cases by the contractive properties of passive circuit elements [18–21]. “Dynamic adaptation” of one-port nonlinearities which are not at the root [22], or global iterative solution over a WDF structure [23].

In this paper, we’ll deal with another recent thread in WDF research starting with [24] that is focused on solving the scattering matrices of complicated “R-type” adaptors [11] and the application of the topological insights of [25] (decomposition of a circuit graph into an SPOR tree) to generalized formulations for circuits involving multiple nonlinearities [12][13]. This approach groups all nonadaptable elements (most importantly nonlinearities) together at the root of a WDF tree and interfaces that multiprot root element to standard WDF subtrees using an R-type adaptor. Representing the mathematical relationships in this structure directly causes a number of delay-free loops in the signal flow graph, which may be resolved by a variety of methods.

Findings from this thread have enabled WDF simulation of circuits with complicated non-series/parallel topologies that may involve absorbed multiport linear elements [11] as well as multiple non-adaptable linear circuit elements [15] or nonlinear elements [12] grouped together at the root of a tree structure. These include audio circuits that were previously out of scope for WDF modeling: guitar tone stacks, active tone control circuits [11], the Hammond organ vibrato/chorus [15], circuits using operational amplifiers (modeled as ideal or using macromodels) [14] or operational transconductance amplifiers [27], Sallen–Key filters [28][29], guitar distortion stages [12], transistor [17] and triode [30] amplifiers, the Fender 5F6-A preamp stage [31], the Korg MS-50 Filter [32], relaxation oscillators [33], and the bass drum circuit from the Roland TR-808 Rhythm Composer [34].

However, two classes of circuits which may appear to be handled by those techniques on a topological level actually fail for reasons related to the choice of independent and dependent variables in the constituent equations of the circuits’ nonlinear devices. The first class of circuits involves nonlinear devices whose constituent equations are inherently written in a way that is incompatible with the previous WDF formulation [12]. The second class of circuits involves forbidden topological combinations of nonlinear devices with a certain mathematical description and ideal sources. Specifically these are circuits involving:

1. cutsets on the circuit graph composed entirely of nonlinearities with current as the dependent variable and ideal independent or controlled current sources; or
2. loops on the circuit graph composed entirely of nonlinearities with voltage as the dependent variable and ideal independent or controlled voltage sources.

These restrictions also apply in the context of State Space and Port Hamiltonian System modeling. In the State Space context, it is acknowledged that any node with only nonlinearities attached creates an inconsistent system if they are treated as controlled current sources, motivating the development of the Generalized State Space approach [4]. This is a special case of the restriction that a circuit may not contain any cutsets composed entirely of devices with current as the dependent variable. In the Port Hamiltonian System context, “implicit” formulations which in practice corre-

1 Similar to [26], although allowing root topologies other than parallel.
spond to series combinations of voltage-controlled (controlled current) components or parallel combinations of current-controlled (controlled voltage) components require extensions to the standard approach [6]. These appear to be two special cases of the cutset and loop restrictions respectively. It is possible that the broader topological restrictions may not be widely recognized in audio circuit modeling since the most common problematic arrangement of diodes—series combinations of diodes and anti-parallel combinations of diodes in series—can be reasonably and intuitively modeled as a single one-port device in many circumstances [35].

In this paper, we extend a WDF formalism involving grouped nonlinearities at the root of an SPQR tree [11–13] to accommodate a wider variety of independent–dependent variable descriptions of nonlinear elements, enabling simulation of the two problematic classes of circuits mentioned above. For the first class of circuits, we exploit the proposed generalization to accommodate whatever pair of independent–dependent variables is required for each nonlinearity. For the second class of circuits, we explain the meaning of the forbidden topological connections and variable choices in terms of graph and network theory, give principles for choosing proper independent–dependent variable pairs, and show how to implement these principles using the proposed generalization. In this way, the class of problematic circuits which have been accommodated in the State Space and Port Hamiltonian context may be accommodated in the Wave Digital Filter context as well.

The rest of the paper is structured as follows. §2 outlines the proposed generalization to the WDF approach. §3 explains the first problematic class of circuits and how they can be accommodated using the proposed generalization. §4 explains the second problematic class of circuits and how they can be accommodated using the proposed generalization. To support a general search for problematic cutsets and loops, §5 reviews two graph theorems.

2. WDFS WITH GROUPED NONLINEARITIES

In this section we review the method of grouped nonlinearities in WDFs, simultaneously extending it to handle nonlinearities and nonadaptable linear circuit elements expressed with a wide variety of independent and dependent variables.

2.1. Overview

The method of grouped nonlinearities in WDFs is outlined diagrammatically in Fig. 1. In this formulation there are five conceptual relationships to consider:

- All nonlinearities of the circuit grouped together into a nonlinear multiport element at the root of a tree structure (labeled “nonlinearities”). The behavior of the group of nonlinearities is expressed mathematically by \( y_c = f(x_c) \), where \( x_c \) is a vector of independent network port variables and \( y_c \) is a vector of dependent network port variables.

- A change of variables \( x_c \) and \( y_c \) to the vectors of incident and reflected voltage waves \( a_c \) and \( b_c \) (labeled “change of variables”), the subscript \( e \) denoting “converter”. This change of variables is expressed mathematically by the matrix \( C \) with partitions \( C_{11}, C_{12}, C_{21}, \) and \( C_{22} \).

- A compatibility relationship between \( a_c \) and \( b_c \), and “internal” port wave variables \( a_i \) and \( b_i \), simply enforcing port connection criteria between the scattering matrix below and the multiport nonlinear element \( y_c = f(x_c) \). This is expressed mathematically by \( a_e = b_c \) and \( a_i = b_i \).}

- Scattering between \( a_i \) and \( b_i \) and “external” port wave variables \( a_c \) and \( b_c \). This is expressed mathematically by the scattering matrix \( S \) with partitions \( S_{11}, S_{12}, S_{21}, \) and \( S_{22} \). Because the circuit topology described by this scattering is usually a complicated \( R \)-type topology [25], this is labeled “\( R \) scattering.”

- The rest of the WDF structure which is fed reflected waves \( b_c \) by the root topology and provides incident waves \( a_c \). The rest of the structure has the form of a standard WDF “connection tree” [11, 17] and is not shown in the diagram.

These relationships are shown as a vector signal flow graph in Fig. 1a, where delay-free loops are represented by red dashed arrows. The root is described by the system of equations

\[
\begin{align*}
\text{Nonlinearities} & \quad y_c = f(x_c) \quad (1) \\
\text{change of variables} & \quad x_c = C_{11} y_e + C_{12} a_e \quad (2) \\
\text{compatibility} & \quad a_e = b_c \quad (3) \\
\text{scattering} & \quad b_i = S_{11} a_i + S_{12} a_e \quad (4) \\
& \quad b_c = S_{21} a_i + S_{22} a_e \quad (5)
\end{align*}
\]

Some of the delay-free loops can be resolved using matrix algebra [11], yielding a consolidated version of (1–7), yielding a consolidated version of (1–7)

\[
\begin{align*}
\text{Nonlinearities} & \quad y_c = f(x_c) \quad (8) \\
\text{change of variables} & \quad x_c = E a_e + F y_c \quad (9) \\
\text{compatibility} & \quad a_e = b_c \quad (10)
\end{align*}
\]
with

\[ E = C_{12} \left( I + S_1 HC_{22} \right) S_{12}, \quad F = C_{12} S_1 HC_{21} + C_{11} \]
\[ M = S_{21} HC_{22} S_{12} + S_{22}, \quad N = S_{21} HC_{21} \]

where \( I \) is the identity matrix and \( H = (I - C_{22} S_{11})^{-1} \). This system of equations is shown as a vector signal flow graph in Fig. 15; notice that one delay-free loop through \( F \) and \( f(\cdot) \) remains. This delay-free loop can be resolved, e.g., by Newton–Raphson iteration \[15\], table lookup / the \( K \) method \[12\]39, custom nonlinear solvers \[13\], or a final matrix inversion in the case that all nonadaptable elements are linear \[15\].

2.2. Populating \( S \)

To use the method just outlined, matrices \( S \) and \( C \) must be populated. \( S \) can be found using the techniques of \[11\], which applies Modified Nodal Analysis \[39\] to the \( R \)-type topology where instantaneous Thévenin equivalents represent the incident wave at each port, combining with the WDF wave definition to solve for \( S \). If the \( R \)-type adaptor contains no absorbsed non-reciprocal elements, the method of \[40\] may be used to solve for \( S \).

2.3. New Considerations for \( C \)

In previous work, the nonadaptable root elements were usually modeled in the Kirchhoff domain by \( i = f(\cdot) \). This aligns with standard models for common electrical elements like diodes (Shockley model), BJT transistors (Ebers–Moll model), and triodes. So, the derivation of the \( C \) matrix assumed these Kirchhoff variables were to be converted to the wave variables \( a_n \) and \( b_n \).

In this work, we generalize that approach so that each entry in the vector of independent \((x_n)\) and dependent \((y_n)\) root variables may be a voltage, current, or wave variable. These may be “mixed and matched” in two senses. First, it is not required that each nonlinear element have the same independent nor dependent variables. Second, it is possible to have, e.g., a Kirchhoff variable as an independent variable and a wave variable as a dependent variable (provided this still represents a single-valued function). It should be obvious that the independent and dependent variables at any port may not be linear combinations of one another.

In general, the relationship between the incident wave \( a_n \) and reflected wave \( b_n \) at a port \( n \) and two other variables which may be linear combinations of \( a_n \) and \( b_n \) is expressed by

\[
\begin{bmatrix}
x_n \\
y_n
\end{bmatrix} =
\begin{bmatrix}
t_{11,n} & t_{12,n} \\
t_{21,n} & t_{22,n}
\end{bmatrix}
\begin{bmatrix}
a_n \\
b_n
\end{bmatrix}.
\] (11)

Solving for \( x_n \) and \( b_n \) yields an equation in the form of \( C \)

\[
\begin{bmatrix}
x_n \\
y_n
\end{bmatrix} =
\begin{bmatrix}
c_{11,n} & c_{12,n} \\
c_{21,n} & c_{22,n}
\end{bmatrix}
\begin{bmatrix}
y_n \\
a_n
\end{bmatrix},
\] (12)

where

\[
\begin{bmatrix}
c_{11,n} & c_{12,n} \\
c_{21,n} & c_{22,n}
\end{bmatrix} =
\begin{bmatrix}
t_{12,n} & t_{12,n} & a_n \\
t_{22,n} & t_{22,n} & b_n
\end{bmatrix}.
\] (13)

The matrix partitions \( C_{11}, C_{12}, C_{21}, C_{22} \) of \( C \) are typically diagonal, with “stamps” along the diagonals determined by the independent and dependent variables of each nonlinearity. For a root topology with \( N \) nonlinearities they take the form

\[
\begin{align*}
C_{11} &= \text{diag} \left( \{c_{11,1}, c_{11,2}, \cdots, c_{11,N}\} \right) \\
C_{12} &= \text{diag} \left( \{c_{12,1}, c_{12,2}, \cdots, c_{12,N}\} \right) \\
C_{21} &= \text{diag} \left( \{c_{21,1}, c_{21,2}, \cdots, c_{21,N}\} \right) \\
C_{22} &= \text{diag} \left( \{c_{22,1}, c_{22,2}, \cdots, c_{22,N}\} \right)
\end{align*}
\] (14-17)

with entries given in terms of \( x_n, y_n \) for each port \( n \) by \[13\].

Values for \( t_{11}, t_{12}, t_{21}, t_{22} \) entries that accommodate voltage, current, and incident and reflected waves are given in Tab. 1.

<table>
<thead>
<tr>
<th>independent variable</th>
<th>dependent variable</th>
</tr>
</thead>
<tbody>
<tr>
<td>( x_n ) ( t_{11,n} ) ( t_{12,n} )</td>
<td>( y_n ) ( t_{21,n} ) ( t_{22,n} )</td>
</tr>
<tr>
<td>( v_n ) ( 1/2 ) ( 1/2 )</td>
<td>( v_n ) ( 1/2 ) ( 1/2 )</td>
</tr>
<tr>
<td>( i_n ) ( 1/2(2R_n) ) ( -1/2(2R_n) )</td>
<td>( i_n ) ( 1/2(2R_n) ) ( -1/2(2R_n) )</td>
</tr>
<tr>
<td>( a_n ) ( 1 ) ( 0 )</td>
<td>( b_n ) ( 0 ) ( 1 )</td>
</tr>
</tbody>
</table>

2.4. New Considerations for \( f(\cdot) \)

The \( E, M, \) and \( N \) matrix multiplies in Fig. 15 can be computed with no special considerations. However, the \( F \) matrix multiply and evaluation of the \( f(\cdot) \) vector nonlinear function evaluation form a delay-free loop, or implicit relationship. These can be combined into a zero-finding function

\[
x_c = E a_c + F f \left( x_c \right) \rightarrow h \left( x_c \right) = E a_c + F f \left( x_c \right) - x_c.
\] (18)

\[3\]In \[15\], they were modeled in the wave domain as \( b = f(\alpha) \).
Raphson iteration \cite{13} by first providing an initial guess iterating according to

\[ x^{(k+1)} = x^{(k)} - J(x^{(k)})^{-1} f(x^{(k)}) \]  

where index \( k \) is the iteration count and \( J(\cdot) \) is the Jacobian operator. A typical initial guess at time step \( n \) is \( x^{(0)}(n) = x_c(n - 1) \); an alternative is given in \cite{13}.

Given a set of incident waves \( x_c \) on the root, \cite{18} can be solved using Newton–Raphson iteration \cite{13} to yield \( x_c, y_c = f(x_c) \) is evaluated to find \( y_c \), and \( y_c \) and \( a_c \) are finally used to find \( b_c \).

In the new generalized framework, elements of the vectors of independent root variables \( x_c \) and dependent root variables \( y_c \) may be voltages, currents, or any linear combination. Earlier we discussed the implications of that for forming \( C \). Of course, this also affects the definition of \( f(\cdot) \).

3. FIRST CLASS OF PROBLEMATIC CIRCUITS

The first class of circuits that require the generalization presented in this paper are those circuits whose constituent equations are written in a way that cannot be rewritten in the form \( I_r = f(V_i) \). These include, e.g., clipping operational amplifier models, clipping operational transconductance amplifier models, analog multipliers, logic gate models, and one-ports with non-functional \( v \rightarrow i \) curves, e.g. “s-type” nonlinear one-ports \cite{41}.

3.1. Example of First Class

As an example, we consider the family of clipping operational amplifiers (op amp) models. Op amps are two-port devices characterized by four network variables: \( v_{in}, i_{in}, v_{out}, \) and \( i_{out} \). In some circuits, op amps may exhibit non-ideal voltage clipping behavior, which may be modeled with a \( \text{tanh}(\cdot) \)-based function \cite{10}. In some circuits op amps are configured to act as voltage comparators, which may be modeled with a \( \text{sgn}(\cdot) \)-based function. As nonlinear two-ports, op amps are modeled by

\[ \begin{bmatrix} v_{out} \\ i_{in} \end{bmatrix} = \begin{bmatrix} f_1(i_{out}, v_{in}) \\ f_2(i_{out}, v_{in}) \end{bmatrix} = f(\begin{bmatrix} i_{out} \\ v_{in} \end{bmatrix}) = \begin{bmatrix} f_1(0, v_{in}) \\ f_2(0, v_{in}) \end{bmatrix} \]  

Typically we have \( f_2(i_{out}, v_{in}) = 0 \), but \( f_1(i_{out}, v_{in}) \) can take a number of forms, e.g.

\[ \begin{bmatrix} v_{out} \\ i_{in} \end{bmatrix} = \begin{bmatrix} V_{max} \text{tanh}(A v_{in}) \\ 0 \end{bmatrix} \]  

where \( A \) is the op amp’s gain in the clipper model (100000 is typical) and \( V_{max} \) is the op amp saturation voltage in each model.

An example taken from \cite{33} of an audio circuit using an op amp configured as a comparator is a relaxation oscillator, shown in Fig. \ref{fig:1}. This circuit is rearranged as shown in Fig. \ref{fig:2} yielding the WDF structure in Fig. \ref{fig:3}. The two ports of the nonlinearity are labeled “in” and “out.” The input variables \( x_c \) and output variables \( y_c \) are defined as in \cite{20}. To accommodate this set of independent and dependent variables which are necessary for the op amp models just discussed we derive

\[ \begin{align*} \hat{i}_{11,\text{out}} &= \frac{1}{2R_{out}}, & \hat{i}_{12,\text{out}} &= -\frac{1}{2R_{out}}, & \hat{i}_{21,\text{out}} &= \frac{1}{2}, & \hat{i}_{22,\text{out}} &= \frac{1}{2} \\
\hat{i}_{11,\text{in}} &= \frac{1}{2}, & \hat{i}_{12,\text{in}} &= \frac{1}{2}, & \hat{i}_{21,\text{in}} &= \frac{1}{2}, & \hat{i}_{22,\text{in}} &= -\frac{1}{2R_{in}} \end{align*} \]
The presence of a loop of all voltage sources creates the potential for a violation of Kirchhoff’s current law: the sum of currents leaving that node. A dual restriction is that no loop in a circuit creates the potential for a violation of Kirchhoff’s voltage law: the sum of voltages around any loop in the circuit must equal zero. This is a circuit theoretic argument but it is also expressed in the mathematics of the root topology. In the case of violating either the loop or the cut-set criteria, it appears that in the WDF context the consequence is that the matrix \((I - C_{22}S_{11})\) which needs to be inverted is made singular. Examples will be given in the next section.

4. SECOND CLASS OF PROBLEMATIC CIRCUITS

A second class of circuits that require the generalization presented in this paper are circuits that include cutsets composed entirely of nonlinearities (and current sources). In circuit theory, it is forbidden to have any cutset in a circuit graph composed entirely of current sources \([11]\). The presence of a cutset of current sources in a circuit creates the potential for a violation of Kirchhoff’s current law: the sum of currents entering a node must equal the sum of currents leaving that node. A dual restriction is that no loop in a circuit graph may be composed entirely of voltage sources \([11]\). The presence of a loop of all voltage sources creates the potential for a violation of Kirchhoff’s voltage law: the sum of voltages around any loop in the circuit must equal zero. This is a circuit theoretic argument but it is also expressed in the mathematics of the root topology. In the case of violating either the loop or the cut-set criteria, it appears that in the WDF context the consequence is that the matrix \((I - C_{22}S_{11})\) which needs to be inverted is made singular. Examples will be given in the next section.

---

Using the stamps from Tab. [1] and procedure from §2.3 Using \([12]\) this yields the appropriate \(C\) matrix

\[
C = \begin{bmatrix}
  C_{11} & C_{12} \\
  C_{21} & C_{22}
\end{bmatrix} = \begin{bmatrix}
  -R_{in} & 0 & 1 & 0 \\
  0 & -1/R_{out} & 0 & 1/R_{out} \\
  -2R_{in} & 0 & 1 & 0 \\
  0 & 2 & 0 & -1
\end{bmatrix}.
\]

This choice of \(C\) in the proposed general framework enables the simulation of the relaxation oscillator\([1]\).

4 Anti-aliasing and multi-rate methods can be used to improve the simulation of the relaxation oscillator; these are described in Olsen et al. \([33]\).

To fix this class of circuit, start with the standard choice of independent and dependent network variables for each nonlinearity. Identify each loop and cutset in the circuit by hand or using the graph theorems discussed in \([8]\). If any problematic cutsets or loops exist, choose new dependent variables for some of the nonlinearities that make up that cutset or loop to avoid the issue.

4.1. Examples of Second Class

To discuss these issues, we consider three circuits: the “series diode clipper” shown in Fig. [5a] the “parallel diode clipper” shown in Fig. [4a] and the “series–parallel diode clipper” shown in Fig. [5].

Consider the series diode clipper and its WDF structure derivation shown in Fig. [3]. Notice that inside the root topology \(S_1\) in Fig. [5a] we have a node with only diodes connected to it. If the diodes were written in the form \(i = f(v)\), a current-source-only cutset is created. A remedy for this circuit would be to write either or both of the diodes in the form \(v = f(i)\), or more broadly in any form that does not have current as the dependent variable. In Tab. [2] the determinant of matrix \((I - C_{22}S_{11})\) is shown for the 49 different possible choices of \(x_i\) and \(y_i\) at port 1 (diode \(D_1\)) and port 2 (diode \(D_2\)). Notice that for the combinations that are forbidden according to circuit theory (both diodes with current as the dependent variable), the matrix which needs to be inverted becomes singular (its determinant is 0)—hence the circuit cannot be simulated using those variables.

It is not always a valid solution to choose voltage as the dependent variable. Consider the parallel diode clipper and its WDF structure derivation shown in Fig. [4]. Notice that inside the root topology \(R_1\) in Fig. [4b] there is a loop composed only of diodes. If the diodes were both written in the form \(v = f(i)\), a voltage-source-only loop is created, \((I - C_{22}S_{11})\) becomes singular, and
the circuit cannot be simulated. For this circuit, it suffices that one or both diodes is written in the form \( i = f(v) \), or more broadly in any form that does not have voltage as the dependent variable. In Tab. 3, the determinant of matrix \( A \) is formed in Fig. 5. Writing all three diodes in the form \( i = f(v) \) creates a current-source-only cutset but writing all three diodes in the form \( v = f(i) \) creates a voltage-source-only loop: both forbidden cases causing a singular matrix. Here the solution is that at least one diode is written with current as the dependent variable to avoid the loop, and that at least one of \( D_3 \), \( D_3 \) is written with voltage as the dependent variable to avoid the cutset.

Sometimes it is necessary to choose different variables for each nonlinearity. For example, consider the series–parallel diode clipper shown in Fig. 6. Writing all three diodes in the form \( i = f(v) \) creates a current-source-only cutset but writing all three diodes in the form \( v = f(i) \) creates a voltage-source-only loop: both forbidden cases causing a singular matrix. Here the solution is that at least one diode is written with current as the dependent variable to avoid the loop, and that at least one of \( D_3 \), \( D_3 \) is written with voltage as the dependent variable to avoid the cutset.

5. ENUMERATING LOOPS AND CUTSETS ON GRAPHS

In the previous section we discussed circuits whose cutsets and loops were easily identifiable at a glance. Unfortunately in general circuits may be very complex and involve too many loops and cutsets to enumerate at a glance. To handle problematic circuits in general it is necessary to examine all loops and cutsets in the circuit graph and choose the dependent variables of the nonlinearities to avoid current-source-only cutsets and voltage-source-only loops. Here we review dual graph theorems for enumerating loops and cutsets in a graph (an alternative to identifying them by visual inspection as in the previous section) and demonstrate their application to two circuits discussed in [42].

5.1. Find All Loops in a Circuit

Here we review a theorem for enumerating the set of all loops in an electrical circuit and give example applications of the theorem for the parallel diode clipper.

The theorem is stated as follows [42], p. 50:

1. Let the circuit be represented by a nonoriented, connected graph \( G \) with \( v \) vertices and \( e \) edges, where each vertex represents a node in the circuit and each edge represents a one-port electrical element in the circuit.
2. Choose a tree \( \mathcal{T} \) on \( G \). Form a set of fundamental loops with respect to \( \mathcal{T} \) by reinstating each edge of the cotree \( \mathcal{T}^c \) one at a time to create fundamental loops each involving one edge and a tree path formed by some or all of the branches of \( \mathcal{T}^c \). The fundamental loops are represented mathematically by a matrix \( B_{\mathcal{T}} \) where each of the \( e \) fundamental loops is a row, and the \( e \) edges of \( G \) are the columns.
3. Form an intermediate matrix \( B_{\mathcal{T}} \) by adding to \( B_{\mathcal{T}} \) all the possible ring sums among the rows of \( B_{\mathcal{T}} \). The ring sum of two sets \( S_1 \) and \( S_2 \) is the set \( S_1 \oplus S_2 \) that has edges in \( S_1 \) or \( S_2 \) but not both [42], p. 14.
4. Eliminate redundant rows in \( B_{\mathcal{T}} \), i.e. rows that appear more than once, to form \( B_{\mathcal{T}} \), the loop matrix encoding all valid loops on \( G \). Redundant rows represent edge-disjoint unions of loops [42], p. 44.

Now, an example on the parallel diode clipper will illustrate the application of this theorem.

5.1.1. Parallel Diode Clipper Loops

Consider the parallel diode clipper whose schematic is shown in Fig. 6. Using the mapping between electrical component and graph edges shown in Fig. 6c, a graph \( G \) of the parallel clipper is formed in Fig. 6c. \( G \) has 3 nodes \( \{v_a, v_b, v_e\} \) and 5 edges \( \{e_1, e_2, e_3, e_4, e_5\} \), i.e. \( v = 3 \) and \( e = 5 \).

To enumerate all loops on \( G \) we choose a tree \( \mathcal{T} = \{e_2, e_3\} \) and corresponding co-tree \( \mathcal{T}^c = \{e_1, e_4, e_5\} \). Combining each edge \( c \in \mathcal{T}^c \) with other edges chosen from \( \gamma \) yields \( c - v + 1 = 3 \) fundamental loops \( \{c_1, c_4, c_5\} \) encoded in a matrix \( B_{\mathcal{T}} \).

We take all possible ring sums among the rows of \( B_{\mathcal{T}} \) to find the intermediate matrix

\[
B_{\mathcal{T}} = \begin{bmatrix}
\epsilon_{e_1 e_2 e_3 e_4 e_5} \\
\epsilon_{c_1} \\
\epsilon_{c_4} \\
\epsilon_{c_5} \\
\epsilon_{c_1 \oplus c_4} \\
\epsilon_{c_1 \oplus c_5} \\
\epsilon_{c_4 \oplus c_5} \\
\end{bmatrix}
\]

The last ring sum represents an invalid loop, so it is discarded in forming \( B_{\mathcal{T}} \). The final loop matrix \( B_{\mathcal{T}} \) and graphical representation of the six loops \( \{c_1, c_2, c_3, c_4, c_5, c_6\} \) is given by
Here we review a theorem for enumerating the set of all cutsets in an electrical circuit and give an example application of the theorem. The last loop \(e_6 = \{e_4, e_5\}\) would be composed entirely of voltage sources if diodes \(D_1\) and \(D_2\) (edges \(e_4\) and \(e_5\)) are both modeled in the form \(v = f(i)\), as we saw earlier in [4].

5.2. Find All Cutsets in a Circuit

Here we review a theorem for enumerating the set of all cutsets in an electrical circuit and give an example application of the theorem to a circuit discussed in [4] the series diode clipper.

The theorem is stated as follows [42, p. 58]:

1. Let the circuit be represented by a nonoriented, connected graph \(G\) with \(v\) vertices and \(e\) edges.
2. Choose a tree \(T\) on \(G\). Form a set of fundamental cutsets with respect to \(T\) by removing each edge of the cutree \(T'\) one at a time to create fundamental cutsets each involving one tree edge and some or all of the edges of \(T'\). The fundamental cutsets are represented mathematically by a matrix \(Q_T\) where each of the \(v - 1\) fundamental cutsets is a row, and the \(e\) edges of \(G\) are the columns.
3. Form an intermediate matrix \(Q_I\) by adding to \(Q_T\) all of the possible ring sums among the rows of \(Q_T\).
4. Eliminate redundant rows in \(Q_I\) to form \(Q_w\), the cutset matrix encoding all valid cutsets on \(G\).

Now, an examples on the series diode clipper will illustrate the application of this theorem.

5.2.1. Series Diode Clipper Cutsets

Consider the series diode clipper whose schematic is shown in Fig. [7a]. Using the mapping between electrical component and graph edges shown in Fig. [7b] a graph \(G\) of the parallel clipper is formed in Fig. [7c]. \(G\) has 4 nodes \\{\(v_1, v_2, v_3, v_4\)\} and 5 edges \\{\(e_1, e_2, e_3, e_4, e_5\)\}, i.e., \(v = 4\) and \(e = 5\).

To enumerate all cutsets on \(G\) we choose a tree \(T = \{e_2, e_3, e_4\}\) and corresponding cutree \(T' = \{e_1, e_5\}\). Removing each edge \(k \in T\) with other edges chosen from \(T'\) yields \(v - 1 = 3\) fundamental cutsets \\{\(k_{e_2}, k_{e_3}, k_{e_4}\)\} encoded in a matrix \(Q_I\).

We take all possible ring sums among the rows of \(Q_I\) to find the intermediate matrix \(Q_1\):

\[
Q_1 = \begin{bmatrix}
1 & 1 & 0 & 0 & 0 \\
1 & 0 & 1 & 0 & 1 \\
0 & 0 & 1 & 1 & 0 \\
1 & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 1
\end{bmatrix}
\]

There are no redundancies in \(Q_1\), so the final cutset matrix \(Q_w\) and seven cutsets \\{\(k_1, k_2, k_3, k_4, k_5, k_6, k_7\)\} are given by

\[
Q_w = \begin{bmatrix}
k_{e_2} & k_{e_3} & k_{e_4} & k_{e_5} & k_{e_6} & k_{e_7} \\
1 & 1 & 0 & 0 & 0 & 0 \\
1 & 0 & 1 & 0 & 1 & 1 \\
0 & 0 & 0 & 1 & 1 & 0 \\
1 & 1 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 1
\end{bmatrix}
\]

The third cutset \(k_3 = \{e_4, e_5\}\) would be composed entirely of current sources if diodes \(D_1, D_2\) (edges \(e_4, e_5\)) are both modeled in the form \(i = f(v)\), i.e., the standard Shockley ideal diode law.

6. CONCLUSION

This paper extended the class of circuits that can be modeled using Wave Digital Filters with grouped nonlinearities at the root of a tree [11][15] by generalizing independent/dependent variable choice for nonlinearities. This accommodates nonlinear devices (e.g. diodes) which require flexibility in variable choice as well as circuits with loops composed entirely of nonlinearities (and ideal voltage sources) or cutsets composed entirely of nonlinearities (and ideal current sources).

When possible, choosing reflected waves as the dependent variable for nonlinearities will avoid problematic loops and cutsets. A circuit theory interpretation of this is that voltage waves “look like” resistive voltage sources (Thévenin source) or equivalently resistive current sources (Norton sources) [11]. A Thévenin source will never contribute to a voltage-source-only loop since any loop involving the source will also involve its resistance, and a Norton source will never contribute to a current-source-only cutset since any cutset involving it will also involve its resistance.

Future work should explore the potential for root variable choice to have computational benefits. If there are any computational or
other benefits of flexibility in dependent variable choice for nonlinearities, the insights of this paper could be used in the other WDF formulations [18–23] which currently use wave variables only but also currently should not produce problematic cutsets or loops.

7. REFERENCES


