A Flip-Flop Based Arbiter Physical Unclonable Function (APUF) Design with High Entropy and Uniqueness for FPGA Implementation


Published in:
IEEE Transactions on Emerging Topics in Computing (TETC)

Document Version:
Peer reviewed version

Queen's University Belfast - Research Portal:
Link to publication record in Queen's University Belfast Research Portal

Publisher rights
Copyright 2019 IEEE. This work is made available online in accordance with the publisher’s policies. Please refer to any applicable terms of use of the publisher.

General rights
Copyright for the publications made accessible via the Queen's University Belfast Research Portal is retained by the author(s) and / or other copyright owners and it is a condition of accessing these publications that users recognise and abide by the legal requirements associated with these rights.

Take down policy
The Research Portal is Queen’s institutional repository that provides access to Queen’s research output. Every effort has been made to ensure that content in the Research Portal does not infringe any person’s rights, or applicable UK laws. If you discover content in the Research Portal that you believe breaches copyright or violates any law, please contact openaccess@qub.ac.uk.
A Flip-Flop Based Arbiter Physical Unclonable Function (APUF) Design with High Entropy and Uniqueness for FPGA Implementation

Chongyan Gu, Member, IEEE, Weiqiang Liu, Senior Member, IEEE, Yijun Cui, Neil Hanley, Máire O’Neill, Senior Member, IEEE, and Fabrizio Lombardi, Fellow, IEEE

Abstract—A PUF is a physical security primitive that allows to extract intrinsic digital identifiers from electronic devices. It is a promising candidate to improve security in lightweight devices targeted at IoT applications due to its low cost nature. The Arbiter PUF or APUF has been widely studied in the technical literature. However it often suffers from disadvantages such as poor uniqueness and reliability, particularly when implemented on FPGAs due to physical layout restrictions. To address these problems, a new design known as FF-APUF has been proposed; it offers a compact architecture, combined with good uniqueness and reliability properties, and is well suited to FPGA implementation. Many PUF designs have been shown to be vulnerable to machine learning (ML) based modelling attacks. In this paper, initial tests show that to attack the FF-APUF design requires more effort for the adversary than a conventional APUF design. A comprehensive analysis of the experimental results for the FF-APUF design is presented to show this outcome. An improved APUF design with a balanced routing, and the proposed FF-APUF design are both implemented on an Xilinx Artix-7 FPGA at 28 nm technology. The empirical min-entropy of the FF-APUF design across different devices is shown to be more than twice that of the conventional APUF design.

Index Terms—FPGAs, PUFs, uniqueness, reliability, entropy.

1 INTRODUCTION

With the increasing emergence of pervasive electronic devices, the Internet of things (IoT) has emerged as a new technology platform with great potential benefits leading to a projected 50 billion connected devices by 2020 [1]. The large amount of data generated by these devices and sensors requires the use of smart, autonomous machine to machine (M2M) communication. However, security and privacy, as well as newly enabled attacks using malicious or tampered devices such as the IoT based distributed denial-of-service (DDoS) attacks [2], pose substantial challenges. The computational capabilities of IoT devices are very diverse, from passively powered wearable health-care devices or long-life battery powered embedded sensors, to powerful edge servers such as might be found in autonomous vehicles. Additionally, the physical accessibility of the IoT device to an attacker will also vary greatly, leading to a multitude of attack surfaces. Hence, the global deployment of IoT devices could lead to an increasing threat to private and sensitive information. This has led to calls for cryptographic capability in IoT devices to protect user privacy and data security. However, conventional cryptographic approaches require complex computation which are not always suitable for IoT applications, due to the high power requirements and silicon area/memory overhead. A low-cost security approach is imperative to secure lightweight IoT devices.

A Physical unclonable function (PUF) is a security primitive that utilizes manufacturing process variations to generate a unique digital fingerprint intrinsic to an electronic device, such as application-specific integrated circuits (ASICs) or field programmable gate arrays (FPGAs). While FPGAs were originally largely used for proof of concept or prototype designs, due to their flexibility, increased logic density and faster time to market they are now increasingly being used for many applications as end-product technology. For examples, Intel FPGAs are already being used for emerging IoT applications such as Smart City infrastructure, Smart Grid and data center acceleration [3]. However, an efficient and lightweight security approach for low-cost FPGA-based IoT applications has not yet been fully addressed.

During semiconductor fabrication, manufacturing variations are reduced to ensure stable circuit operation. However it is not possible to entirely remove these variations and they can be utilised in PUF circuitry for security applications. Such a primitive has a number of desirable properties, such as the ability to provide low-cost authentication of an integrated circuit (IC) or a variability aware circuit that returns a specific response to an input challenge. Since no two PUFs are identical, the same $m$—bit input (challenge) string produces a different $N$—bit output (response) on different devices. They are inherently difficult to clone as individual manufacturing variations cannot be reproduced, which can also provide specific tamper-evident properties. These features provide advantages over current state-of-the-art technologies for a number of applications, such as
lightweight secure authentication.

PUF architectures can be broadly categorized into Weak PUF (WP UF) and Strong PUF (SP UF) designs [4], based on the number of challenge response pairs (CRPs) that capture information on the underlying variation. Arbiter PUFs (AP UF) has been proposed by [5], [6] and are one of the most widely studied SP UF architectures. However, conventional AP UF designs suffer from poor uniqueness and repeatability properties. Moreover, they are difficult to implement on FPGA. To address the above limitations, a previous work [7] proposed a new robust FPGA-based strong flip flop based Arbiter PUF (FF-AP UF) design. The experimental results on Xilinx Artix-7 FPGAs showed improvements in both uniqueness and reliability.

Additionally, AP UF s have been shown to be vulnerable in particular to machine learning (ML) based modelling attacks. To prevent modelling attacks, many countermeasures have been proposed, such increasing the circuit complexity of PUF designs or protocol level protections. PUF-based authentication schemes tend to be resource inefficient for some lightweight applications as might be used for IoT devices. Moreover, it is shown in [8] that some modelling resistant methods [9], [10] can be vulnerable instead to protocol based attacks. Increasing the circuit complexity of PUF designs can be an effective, and sometimes low-cost, approach to address modelling attacks. However, these approaches reduce the robustness of PUF designs and have been shown to be less effective against modelling attacks than initially thought. In this paper, increased circuit complexity is used to enhance the security of the FF-AP UF design; the results indicate a stronger modelling attack resistance ability than conventional AP UF design.

To be used as a security primitive, the PUF design must be unpredictable to an adversar, i.e. the responses to unseen challenges must not be predictable so as not to allow the PUF to be emulated in software. An analysis of entropy is commonly utilised to evaluate the unpredictability of a PUF’s response. In this paper, an analysis of the empirical entropy is provided from the FPGA measurements. For a fair comparison, an improved conventional AP UF design with a balanced arbiter is also implemented on the same FPGA testbed, with a comparison of the entropy analysis between both designs presented.

More specifically, the contributions and differences between this paper and the previous work [7] are summarized as follows:

- A conventional AP UF design with a balanced routing is presented and implemented on Xilinx Artix-7 FPGAs. Both the previously proposed FF-AP UF [7] and the improved AP UF achieve better uniqueness results than the previous work [11] on FPGA.
- The two most widely used machine learning based modelling attacks, linear regression (LR) and covariance matrix adaptation evolution strategies (CMA-ES), are utilized to evaluate the resistance of the FF-AP UF design. The results show that the FF-AP UF is more difficult to attack than the AP UF using the different modelling attack approaches.
- A comprehensive entropy evaluation, which includes conditional Shannon entropy, conditional min-entropy and min-entropy, is presented for both the FF-AP UF and AP UF designs. The results of the FF-AP UF show better performance than the AP UF design.

The rest of this paper is organized as follows. Section 2 reviews related previous works on SPUF designs and modelling attacks. Section 3 introduces the conventional AP UF design and mathematical delay model. Section 4 presents the circuit design, delay model and theoretical entropy analysis of the FF-AP UF design. Implementation details and experimental results of both the improved conventional AP UF and strong FF-AP UF designs are given in Section 5 and Section 6 respectively, with modelling attack analysis of both designs also presented. Finally, a conclusion is drawn in Section 7.

2 Review

Many different PUF architectures on both ASIC and FPGA implementations have been proposed, such as ring oscillator PUF (RO PUF) designs [12], [13], [14], memory-based PUF designs [4], [15], [16], [17], and AP UF designs [5], [18], [19]. A comprehensive review of PUF designs can be found in [20].

The AP UF is one of the most widely studied SPUF designs. It suffers from poor uniqueness and repeatability and is difficult to implement on an FPGA. Although previous designs proposed by Lee et al. [18] and Lim et al. [19] based on ASIC circuits improve upon these features, an implementation on FPGAs is still problematic. The routing of AP UF s on FPGAs, unlike a manual place and route for ASICs, is restricted by the already fabricated circuit layout. Therefore, many previous designs are difficult to implement on FPGA due to the difficulty of implementation of balanced delay lines. Although Majzoobi et al. [21] and Hori et al. [11] have implemented AP UF s on FPGAs, they introduced an additional tuning circuit or reported results with low uniqueness.

ML-based modelling attacks, e.g. [22], [23], [24], [25], have been reported to successfully attack a wide range of AP UF designs using a software model to reveal the variability in PUF circuit. The response bits of AP UF design can be individually attacked by constructing a separate linear additive delay model for each bit. To prevent modelling attacks, many countermeasures have been proposed such as PUF-based authentication protocols [9], [10], [26], which themselves have been shown to be vulnerable to protocol based attacks [8].

The XORed AP UF proposed by Suh et al. [27], feed-forward AP UF proposed by Lee et al. [18] and lightweight AP UF proposed by Majzoobi et al. [28], increase the resistance of AP UF against modelling attacks. However, different variants of the original attack have been proposed to break these designs when given sufficient CRPs as shown by Ruhrmair et al. [22]. To address this, a non-linear PUF circuit based on voltage transfer characteristics (VTC) [29], and a current mirrors based PUF [30], have been proposed to be specifically resistant to modelling attacks. However, these techniques have been simulated for ASICs and it has been shown that they are not suitable for FPGA implementations.
Properties that designers should meet when designing ML resistant strong PUF designs are suggested in [31], however a practical instantiation remains unsolved. A multi-arbiter scheme is proposed in [32], based on the insertion of either a four-flip-flop or SR latch arbiter after each stage in the configurable paths, thus improving the uniqueness and reliability of the APUF design. However, the resistance of this approach to modelling attacks has not been reported.

\section{Conventional APUF Design}

Among previously published PUF designs, the APUF proposed by Gassend et al. [5] has been widely studied as a strong PUF; it consists of two parallel $n$-stage multiplexer chains that feed into an arbiter stage to form a 1-bit of an $N$-bit PUF as shown in Fig 1. Two Muxes are configured as either a cross- or straight-through connection based on the input challenge bit. Then an arbiter, such as an flip flop (FF), compares the arrival time of the two inputs to determine the response bit based on the first arrival, which should differ between devices due to manufacturing variability.

\begin{align}
\omega_1 &= \alpha_1, \\
\omega_i &= \alpha_i + \beta_{i-1}, \text{ for } 2 \leq i \leq n, \\
\omega_{n+1} &= \beta_n
\end{align}

The parity check, $p_k$, of the challenge bits, $C_i$, is defined in Eq (3).

\begin{equation}
p_k = \prod_{i=k+1}^{n} 1 - 2 \cdot C_i
\end{equation}

In the constant vector, $\omega$, $\alpha_n$, and $\beta_n$ can be calculated using Eq (4) and Eq (5), where $p_n$, $q_n$, $r_n$, $s_n$ represent the delays of path routing, including the upper straight, upper cross, lower straight and lower cross paths shown in Fig 1.

\begin{align}
\alpha_n &= \frac{p_n - q_n - r_n + s_n}{2} \\
\beta_n &= \frac{p_n - q_n + r_n - s_n}{2}
\end{align}

$\omega$ includes information on the delay caused by manufacturing process variations in different APUF stages. The final delay difference, $\Delta(n)$, is the product of the challenge parity vector $\vec{P}$ and delay difference vector $\omega$. If $\Delta(n)$ is greater than 0, the bit response is 1; otherwise it is 0.

As a result of the linear architecture of SPUF, the response bits of a SPUF design can be attacked individually by building a separate linear additive delay model for each bit. If successful, this breaks the security of the SPUF as well as any protocol built on it.

\section{The Proposed FF-APUF Design}

\subsection{Circuit Design}

A previously proposed FF-APUF circuit design [7] consists of an array of $N$ asynchronous elementary 1-bit cells to generate an $N$-bit response. The design of a 1-bit response cell is shown in Fig 3, and consists of Muxes and FFs elements. To generate a single bit response, $R$, $3n$ multiplexer (Mux) gates and 4$n$ FFs are cascaded in one of two paths to generate a delay path, where $n$ is the number of stages and $m = 3n$ is the bit length of a challenge. To balance the routing to maximise variability, 3 Muxes are utilised for the FF-APUF design. Additional pre-processing steps can be applied to the challenges if required, such as differentiating the input challenges or applying an input network [28]. The FFs of $SLICE_{U1}$ and $SLICE_{L1}$ are first reset by CLEAR and then activated by the rising edge of the START signal.

Three Mux gates in each slice are utilised to select one of the four FFs to form the delay path by the challenge bit, $C_i$. The result of each PUF cell is fed into the clock port of the next cell up to the last cell, $SLICE_{U11}$ and $SLICE_{L11}$. The last cell additionally contains cross-coupled NAND gates as an arbiter to determine the faster delay path ($T^U$ or $T^L$) and returning an output of either one or zero. $T^U$ and $T^L$ denote the upper and lower delay paths used in the generation of each 1-bit response, respectively. To generate an $N$-bit PUF response, the design is replicated $N$ times. Compared to the conventional APUF
In this work, the delay path comparison from different cells can be employed to reduce area utilisation. However, this leads to a dependency between different bits which requires additional consideration during the design stage and is not used in this work.

4.2 Delay Model

The delay model of the FF-APUF design can be represented as follows:

$$\Delta T = T^U - T^L = \sum_{i=1}^{n} T^U_i + \sum_{i=1}^{n} T^L_i \quad r=0 \quad i=1 \ldots n$$

(6)

$$T^U_i$$ is derived as:

$$T^U_i = \frac{1}{2}C_i + \frac{1}{4}(1-C_i)(1-C_{i+1})a_i + \frac{1}{4}(1-C_i)(1+C_{i+1})b_i + \frac{1}{4}(1+C_i)(1-C_{i+1})c_i + \frac{1}{4}(1+C_i)(1+C_{i+1})d_i$$

(7)

where, $$a_n, b_n, c_n, d_n$$ are the delay segments from the top delay path, and $$c_n, f_n, g_n, h_n$$ are the delay segments from the bottom delay path as shown in Fig 3.
$T^U$ and $T^L$ can be represented as:

$$
T^U = \frac{1}{4} \cdot \{ \vec{P}_A \cdot \vec{\phi}_A^T + \vec{P}_B \cdot \vec{\phi}_B^T + \vec{P}_C \cdot \vec{\phi}_C^T + \vec{P}_D \cdot \vec{\phi}_D^T \} 
$$

$$
T^L = \frac{1}{4} \cdot \{ \vec{P}_E \cdot \vec{\phi}_E^T + \vec{P}_F \cdot \vec{\phi}_F^T + \vec{P}_G \cdot \vec{\phi}_G^T + \vec{P}_H \cdot \vec{\phi}_H^T \}
$$

where, the challenge vector:

$$
\vec{P} = [\vec{P}_A, \vec{P}_B, \vec{P}_C, \vec{P}_D, \vec{P}_E, \vec{P}_F, \vec{P}_G, \vec{P}_H]
$$

is calculated by Eq (9), and the constant vector:

$$
\vec{\phi} = [\vec{\phi}_A, \vec{\phi}_B, \vec{\phi}_C, \vec{\phi}_D, \vec{\phi}_E, \vec{\phi}_F, \vec{\phi}_G, \vec{\phi}_H]
$$

is represented as Eq (10).

$$
\vec{P}_A = [(1 + C_0)(1 + C_1), (1 + C_2)(1 + C_3),
\ldots, (1 + C_{2n-2})(1 + C_{2n-1})]
$$

$$
\vec{P}_B = [(1 - C_0)(1 + C_1), (1 - C_2)(1 + C_3),
\ldots, (1 - C_{2n-2})(1 + C_{2n-1})]
$$

$$
\vec{P}_C = [(1 + C_0)(1 - C_1), (1 + C_2)(1 - C_3),
\ldots, (1 + C_{2n-2})(1 - C_{2n-1})]
$$

$$
\vec{P}_D = [(1 - C_0)(1 - C_1), (1 - C_2)(1 - C_3),
\ldots, (1 - C_{2n-2})(1 - C_{2n-1})]
$$

$$
\vec{P}_E = [(1 + C_{2n-1})(1 + C_{2n-2}), (1 + C_{2n-3})(1 + C_{2n-4}),
\ldots, (1 + C_1)(1 + C_0)]
$$

$$
\vec{P}_F = [(1 - C_{2n-1})(1 + C_{2n-2}), (1 - C_{2n-3})(1 + C_{2n-4}),
\ldots, (1 + C_1)(1 + C_0)]
$$

$$
\vec{P}_G = [(1 + C_{2n-1})(1 - C_{2n-2}), (1 + C_{2n-3})(1 - C_{2n-4}),
\ldots, (1 + C_1)(1 - C_0)]
$$

$$
\vec{P}_H = [(1 - C_{2n-1})(1 - C_{2n-2}), (1 - C_{2n-3})(1 - C_{2n-4}),
\ldots, (1 - C_1)(1 - C_0)]
$$

$$
\phi_A = [a_0, a_1, \ldots, a_n], \ \phi_B = [b_0, b_1, \ldots, b_n]
$$

$$
\phi_C = [c_0, c_1, \ldots, c_n], \ \phi_D = [d_0, d_1, \ldots, d_n]
$$

$$
\phi_E = [e_0, e_1, \ldots, e_n], \ \phi_F = [f_0, f_1, \ldots, f_n]
$$

$$
\phi_G = [g_0, g_1, \ldots, g_n], \ \phi_H = [h_0, h_1, \ldots, h_n]
$$

4.3 Complexity Analysis

The complexity of a PUF impacts the efficiency of modelling attacks by an adversary, i.e. the more complex the underlying PUF architecture, the more difficult the adversary to break a PUF. We utilize Shannon entropy, as given in Eq (11), to assess the complexity of each stage. It allows us to compare the uncertainty introduced by process variations in each stage between the two designs.

$$
H(\phi_j)_i = -\sum_{j=1}^{m^2} p_j \cdot \log_2 (p_j)
$$

$$
= -\sum_{j=1}^{m^2} \frac{1}{m^2} \cdot \log_2 \left( \frac{1}{m^2} \right) = \log_2 (m^2) = 2 \cdot \log_2 (m)
$$

$\phi_j$ represents a 1-bit output of the FF-APUF design, and $p_j$ is the probability of a given pair of FFs (i.e. delay) at each stage being selected by the challenge. As the challenge is assumed to be uniformly random, $p_j = \left( \frac{1}{m^2} \right)$ for all FFs ($m = 4$ for the FF-APUF design) in the upper and lower cells of each stage, there are $m^2$ combinations in total, where $m^2$ represents the number of combinations for the delay routes at each stage. Hence, the ideal Shannon entropy of the FF-APUF design at each stage is $H(\phi_j)_i = 2 \cdot \log_2 (4) = 4$. The relationship between the Shannon entropy provided by the path choices between the conventional APUF design and FF-APUF design at each stage in an ideal case is as follows:

$$
H(\phi_j)_i = 4 \cdot H(\phi_a)_i
$$

Therefore, the Shannon entropy of the 1-bit circuit design with $n$-stages is:

$$
H(\phi_f)_i = \prod_{i=1}^{n} H(\phi_j)_i
$$

while the relationship between the conventional APUF and the FF-APUF is:

$$
H(\phi_f) = \prod_{i=1}^{n} 4 \cdot H(\phi_a)_i
$$

For the conventional APUF, the 2 Muxes at each stage provide 2 possible delay paths, so resulting in 2 combinations. According to Eq (11), the Shannon entropy for each stage of the conventional APUF is equal to $H(\phi_a)_i = \log_2 (m^2) = \log_2 (2) = 1$. Hence, Eq (14) can be transformed as:

$$
H(\phi_f) = 4^n \cdot H(\phi_a)_i
$$

From the above analysis, it can be seen that the Shannon entropy provided by the available routing paths of the FF-APUF circuit design is $4^n$ times higher than the conventional APUF design, so a resource/complexity trade off can be explored depending on the target application.

5 FPGA Implementation

As previously mentioned, the conventional APUF design is non-trivial when implemented on FPGAs due to the routing restrictions, which can significantly bias the results. In this section, the FPGA implementations of both the FF-APUF and APUF designs are presented. An implementation of a
64-stage conventional APUF design on the Nexys4 board with a Xilinx Artix-7 FPGA has been proposed in [11]. In this implementation, each of the two delay chains requires 64 slices, with the arbiter (an FF) placed in an additional, separate slice. Hence, to generate a 1-bit response, 129 slices are used in total.

In this work, the improved conventional APUF uses a similar implementation strategy on the same Nexys4 board except cross coupled NAND gates are used for the arbiter instead of the FF because the FF can introduce a significant response skew as discussed in Section 3. To generate a 1-bit response of the improved conventional APUF, 128 slices are used for the Muxes in two delay paths and the cross-coupled NAND gates.

The Xilinx Artix-7 XC7A100T has 15,850 logic slices, each consisting of four 6-input look up tables (LUTs) and 4 FFs. The Nexys4 board has an oscillator running at 100 MHz to provide a clock input to the FPGA, and communications with the PC over UART run at 115, 200 bps. A 64-bit FF-APUF design is implemented by constraining and balancing routing using TCL scripts as part of the Xilinx Vivado design flow. The generation of a 1-bit response for the FF-APUF design requires $64 \times 2 = 128$ slices to implement 4 FFs and 3 Muxes per slice, with the last two slices also implementing the extra cross-coupled NAND gates as an arbiter. Each slice of the Xilinx Artix-7 FPGA has 4 FFs to allow for the 4 FFs of the FF-APUF cell to be placed in a single slice. Note, in the previously published work [7], 22 stages (44 slices, 64-bit challenges) were employed. For fair comparison between the FF-APUF and the improved conventional APUF, 64 stages are utilized for both designs here.

Fig 5 shows a balanced routing map of one stage of the FF-APUF design, as implemented on two slices (one CLB). The balanced routing of each slice ensures a robust response result. Fig 6 shows the placement and routing of the improved conventional APUF design at each stage on the same Xilinx Artix-7 FPGA, as also implemented on two slices. The Mux and cross coupled NAND gates are implemented by LUTs. At each stage of the APUF design, the upper/lower delay segment, the Mux, requires one LUT of a slice as implementation. To balance the routing, the Mux has to be implemented separately in the slices, so other resources of that slice are unused. Normally, it is suggested to reserve these slice resources for PUF designs in order to reduce the impact of cross-coupling from other, non-PUF circuitry. At each stage of the FF-APUF design, the upper/lower delay segment can be compactly implemented in one slice, involving 4 FFs and 3 LUTs. Hence, both the FF-APUF and APUF designs require the same slice resources.

### 6 Experimental Results

The 64-bit FF-APUF design is implemented in 11 low-cost Digilent Nexys4 boards, each containing a Xilinx Artix-7 XC7A100T FPGA (28 nm technology).

To increase the number of test devices and so obtain a more granular set of results, two different floor plan strategies on each FPGA are employed as proposed in [33], in order to emulate 22 devices in the experiment. One board is modified to conduct voltage experiments to allow for the variation of the core voltage (1.0v) ±10% as shown in Fig 7(a). Additionally, the experiments are run for one board while varying the ambient temperature in a range from 0°C to 75°C using a thermometric plate platform shown in Fig 7(b).

#### 6.1 Uniqueness

The uniqueness metric measures the inter-chip variation by evaluating the differentiation of a particular PUF circuit design among $k$ different designs. Ideally, when the same PUF circuit is implemented on multiple devices it should produce an average inter-chip Hamming distance (HD) of approximately 50% when comparing the responses between the two devices for the same challenge; e.g. half the response bits are expected to differ between any two devices even...
though the same challenge is provided as input to the same circuit. A percentage-based figure-of-merit for uniqueness based on average inter-chip HD can be defined. If two PUFs, $\Phi_i$ and $\Phi_j$, implement the same PUF circuit and have $N$-bit responses $R_i$ and $R_j$ to the same challenge, $C$, then the uniqueness is given by the average inter-chip HD among the $k$ devices and is defined as:

$$\text{Uniqueness} = \frac{2}{k(k-1)} \sum_{i=1}^{k-1} \sum_{j=i+1}^{k} \frac{\text{HD}(R_i, R_j)}{n} \times 100 \quad (16)$$

Fig. 8: The uniqueness result for the improved APUF design.

Eq (16) is an average of all possible pair-wise average HDs among $k$ devices, and gives an estimate of the expected inter-chip variation in terms of PUF responses for the same challenge. The uniqueness experiment is carried out over normal operating conditions, in which the room temperature is $20^\circ C$ and the core supply voltage of a Xilinx Artix-7 FPGA is 1.0 V. The HD values are computed from the 64-bit ($n = 64$) responses that are collected from 22 ($k = 22$) devices.

Fig 8 shows a histogram of the uniqueness results for the improved conventional APUF design, which has an empirical value of 19.46% and a standard deviation (STD) of 7.73%, an improvement over previously reported results of 9.42% in [11]. The improved results are partially caused by the utilization of a D-latch for the arbiter in the implementation in [11]; this can cause a significant bias in the response as discussed in [19]. In this work, two cross coupled NAND gates are employed to reduce the skew while keeping the routing balance to improve the randomness source of the response. However, it is difficult to further improve this metric due to the limited process variations from the Mux of the APUF design. Compared to the APUF design, the FFs of the FF-APUF design contribute to a significant variability between the paths relative to the Muxes; this is because the FF is a coarse-grained component. Fig 9 shows the uniqueness result of the FF-APUF design, which is 41.53% with a STD of 7.52%. Compared to the results of 9.42% [11] and 19.46% of the improved conventional APUF in this work, the FF-APUF design achieves a significant improvement in the capability to distinguish between a population of different (identical) devices.

Many improvements have been developed for APUF to achieve better uniqueness. However, most of them were proposed for ASICs, [7], [30], [34]. It has proven difficult to achieve a high uniqueness for APUF on FPGAs due to unbalanced routing [11], [21]. To counter this, efforts on FPGA based APUF designs have also been proposed, such as those proposed in [21], [35]. However, they are based on programmable delay logic (PDL) circuits which have to utilise a tuning circuit to improve uniqueness. In this paper, the uniqueness of APUF design has been improved from 9% to approximate 20% using a balanced routing strategy without any extra hardware resource consumption, with the proposed FF-APUF design achieving a uniqueness of 42%.

6.2 Reliability

Ideally, a given PUF design implemented on a device should be able to perfectly reproduce its output whenever it is queried with a challenge. However, environmental changes, such as temperature and power supply voltage variations, as well as the metastability in PUF circuits, induce noise in the responses. Therefore, a reliability metric is utilised to quantify the ability of a PUF design to reproduce a response. For a device $\Phi_i$, reliability is represented as a single value by finding the average intra-chip HD of $s$ response samples, $R_i'$; this is taken at different operating conditions compared to a baseline $N$-bit reference response, $R_i$, taken at nominal operating conditions. The average intra-chip HD is defined as follows:

$$\text{HD}_{\text{INTRA}} = \frac{1}{s} \sum_{t=1}^{s} \frac{\text{HD}(R_i, R_i')}{N} \times 100 \quad (17)$$

where $R(i, t)$ is the $t$-th sample of $R_i$. The reliability can be represented as:

$$\text{Reliability} = 100 - \text{HD}_{\text{INTRA}} \quad (18)$$

The ideal value for reliability is as close to 100% as possible; subsequent circuit components such as error correction also benefit from a high reliability measure.

For the reliability test, 1,000 responses per temperature value at the same challenge are collected and averaged as the final response. The response of the nominal temperature $20^\circ C$ is utilized as a flag for comparison with the responses.
6.3 Entropy
A Strong PUF is expected to be unpredictable such that an adversary cannot efficiently predict the output to an unknown challenge given an observed number of CRPs. To verify this uncertainty, entropy is commonly utilised to quantify the level of unpredictability of a PUF design. In this section, the entropy from the responses of both designs is assessed. A number of works suggest assessment measures of the empirical entropy as generated by the PUF responses, e.g. the context-tree weighting (CTW) method [45], as well as standardized randomness tests such as the Diehard test and the NIST test suite [46]. However, Maes et al. [47] have pointed out that both these methods only offer a low level of confidence on the outcomes due to the limited bit length of the available responses. The conditional Shannon entropy and min-entropy have been introduced by Stefan et al. [48]; they are considered more precise than the previous methods as they consider the dependency between individual bits of the PUF responses. Hence, these two methods are utilised in this work. Although these methods provide a more accurate assessment for a single PUF response, the cross-relationship between responses from different devices cannot be directly assessed. Therefore, a min-entropy method following the NIST specification 800-90 [49] for binary sources is widely used [50].

6.3.1 Conditional Entropy
Given a challenge $c \in C$, the adversary tries to predict the response $r \in R$. $R(c)$ represents the response of challenge $c$, and $W(c)$ is for the set of all responses of the PUF except $r$. The conditional entropy can then be computed as follows [48]:

$$H(R|W) = - \sum_{c \in C} \Pr[Y(c), W(c)] \cdot \log_2 (\Pr[R(c) | W(c)])$$

(19)

The conditional min-entropy can be calculated as:

$$H_{\min}(R|W) = - \log_2 (\max(\Pr[R(c) | W(c)]))$$

(20)
In this work, for both the improved conventional APUF and FF-APUF designs, the delay stages are controlled by challenges. Each delay segment contributes to the final output value. The adversary’s aim is to guess the output with a probability of success greater than 0.5 after collecting a sufficient number of CRPs. The conditional entropy and conditional min-entropy quantify the average and worst-case information from the PUF design that the adversary cannot predict. However, the response space of the data set, \(2^{64}\), for the 64 stages APUF design under test, is too large to directly calculate the conditional entropy as per Eq (19) and Eq (20). Hence, a subset including the ‘worst case’ for the responses is chosen to reduce the size of \(W(c)\).

Algorithm 1 Subset Challenge Generation Algorithm

1: **procedure** \(\text{Subset—Generation}\)
2: challenge\(0[0]; i\) \(:= \text{randi}((0, 1), n)\)
3: \% \(n\) is the response bit number
4: for \(i\) from 1 to \(n\) do
5: \(\text{challenge}_{temp}[i] = \text{challenge}[0][i]\)
6: \(\text{challenge}_{temp}[i] = (\sim \text{challenge}[0][i])\)
7: \(\text{challenge}[0][0] = \text{challenge}_{temp}\)
8: end for
9: **end procedure**

The operation of the collected subset CRPs in this experiment is outlined in Algorithm 1. A challenge subset is selected by a random challenge having the relationship of HD \(\leq 1\), \(\chi = 64\) and \(\chi = 64 \times 3 = 192\) for the improved conventional APUF and FF-APUF designs respectively. At first, a random \(n\)-bit challenge \(\text{challenge}[0][i]\) is chosen. Then a data set of \(n\), \(n\)-bit challenges (from \(\text{challenge}[1][i]\) to \(\text{challenge}[n][i]\)), having HD \(\leq 1\) to the challenge \(\text{challenge}[0][i]\), is chosen as a challenge subset. Fig 12 shows an example of the challenge generation by Algorithm 1.

<table>
<thead>
<tr>
<th>TABLE 1: A Comparison Of Hardware Resource Consumption And Metrics Of Different PUF Designs.</th>
</tr>
</thead>
<tbody>
<tr>
<td>PUF design</td>
</tr>
<tr>
<td>---</td>
</tr>
<tr>
<td>SRAM PUF [4]</td>
</tr>
<tr>
<td>Latch PUF [36]</td>
</tr>
<tr>
<td>Latch PUF [37]</td>
</tr>
<tr>
<td>Flip-flop PUF [38]</td>
</tr>
<tr>
<td>Flip-flop PUF [39]</td>
</tr>
<tr>
<td>Buskeeper PUF [33]</td>
</tr>
<tr>
<td>Butterfly PUF [40]</td>
</tr>
<tr>
<td>Compact PUF [15]</td>
</tr>
<tr>
<td>Ultra-compact PUF ID generator [16]</td>
</tr>
<tr>
<td>configurable ring oscillator (RCO) PUF [27]</td>
</tr>
</tbody>
</table>

Fig. 12: An example of the challenge generation by Algorithm 1.

<table>
<thead>
<tr>
<th>TABLE 2: A Comparison Of The Entropy Analysis Between The Improved Conventional APUF And FF-APUF Designs.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Metrics</td>
</tr>
<tr>
<td>---</td>
</tr>
<tr>
<td>Max probability (^a)</td>
</tr>
<tr>
<td>Conditional Shannon entropy (^a)</td>
</tr>
<tr>
<td>Conditional min-entropy (^a)</td>
</tr>
<tr>
<td>Max probability (^b)</td>
</tr>
<tr>
<td>Min-entropy (^b)</td>
</tr>
</tbody>
</table>

\(^a\) Samples are generated from one device 
\(^b\) Samples are generated over 22 devices
6.3.2 Min-Entropy

The min-entropy measures the ‘worst case’ scenario for the unpredictability of random data. The method for binary sources as outlined in NIST specification 800-90 [49] is utilised to evaluate the min-entropy of both the PUF designs. The \( N \)-bit responses of \( k \) devices have an occurrence probability for each bit. \( p_0 \) and \( p_1 \) represent the values of ‘0’ and ‘1’, respectively. Given \( p_{i,\text{max}} = \max(p_{i,0}, p_{i,1}) \), the formula to calculate the min-entropy is as follows:

\[
H_{\text{min}} = -\frac{1}{N} \sum_{i=1}^{N} \log_2 (p_{i,\text{max}}) \quad (21)
\]

For the improved conventional APUF design and the FF-APUF design, the Hamming weight (HW) of a single position on 22 devices (\( k = 22 \)) of a 64-bit response is computed. The \( p_{\text{max}} \) is then derived from Eq (22). Table 2 gives the min-entropy results of both the improved conventional APUF and FF-APUF designs, 0.23 and 0.54, respectively. The FF-APUF design has a higher unpredictability lower bound than the improved conventional APUF design, proving the higher inherent uniqueness of the FF-APUF design.

\[
\begin{align*}
\text{HW}_i > k/2 &\Rightarrow p_{\text{max}} = \text{HW}_i/k \\
\text{HW}_i \leq k/2 &\Rightarrow p_{\text{max}} = (k - \text{HW}_i)/k
\end{align*}
\quad (22)
\]

![Fig. 13: The min-entropy results of both the improved conventional APUF and FF-APUF designs.](image)

Fig. 13 shows how the per-bit min-entropy of the improved conventional APUF design and FF-APUF design over an increasing number of devices \( k \). The accuracy of the min-entropy estimation increases with the number of devices.

6.4 Modelling Attack

To evaluate the modelling attack resistance of the proposed FF-APUF, ML algorithms based modelling attacks have been applied. The modelling attacks utilised in this paper are setup following the delay model introduced in Section 4.2. LR is one of the most efficient modelling attacks to break APUF design [22], [51]. In this work, LR attack is executed to evaluate the FF-APUF design.

The works [22], [51] are utilised to set up an FF-APUF design and an improved APUF design through simulation based on the two previously discussed delay models, with the delay model of the APUF shown in Section 3 and the delay model of the FF-APUF shown in Section 4.2. For LR attacks, the approach of [51] is implemented to build an adversarial model to test the security performance of the FF-APUF design.

![Fig. 14: The LR attack on both the APUF and FF-APUF designs.](image)

Fig 14 presents the LR based modelling attack results for both the APUF and FF-APUF designs. The solid lines show the prediction rates of the LR attack for the APUF design with responses of 64-bit and 256-bit, respectively, while the dashed lines show the results of the same configuration for the FF-APUF design. Compared to the APUF design, the FF-APUF design is more difficult to predict with the same numbers of training data. The computational attack time when using LR for the APUF design is less than 1 second with responses sizes of 64-bit and 256-bit, while the results of the same configuration for the FF-APUF design are approximately 34 and 79 seconds respectively. Hence only data collection time needs to be considered for this attack. For the 256-bit FF-APUF design, the adversary requires approximately 80 times greater training set size for an equivalent success rate compared to the conventional APUF design. Hence, the FF-APUF design demonstrates a significantly better modelling attack resistance.

To improve the modelling attack resistance, various methods can be employed. For example, an efficient approach is to increase the number of FFs (\( m \)) at each stage. Some previously published approaches for the APUF can also be applied for the proposed FF-APUF, such as the XORed [27], feed-forward [18] and lightweight APUF extension [28]. However, these approaches have been attacked successfully [22], [25]. Recently, Ma et al. [52] proposed a Multi-PUF (MPUF) design that utilises a Weak PUF to obfuscate the challenges to a Strong PUF and have shown that it is harder to model than both the conventional APUF and XORed APUF designs using ML attacks. The MUPF strategy can also be utilised to the FF-APUF design to enhance its modelling attack resistance. CMA-ES is another efficient modelling attack method, widely utilised for APUF attacks. It has been shown that the reliability based CMA-ES attack outperformed the LR attack for XORed APUF designs. To present the results of a comprehensive modelling attack resistance for the proposed FF-APUF design, the CMA-ES method is also applied here. Fig 15 presents the CMA-ES attack on both the APUF and FF-APUF designs as well as
two MPUF designs based on both. The proposed FF-APUF design again has lower prediction rates than the conventional APUF design. The FF-APUF based MPUF design also achieves better modelling attack resistance than the APUF based MPUF design.

Fig. 15: The CMA-ES attack on both the APUF and FF-APUF designs as well as two MPUF designs based on both.

7 Conclusion

In this paper, a theoretical circuit complexity analysis, a modelling attack resistance analysis and an experimental entropy analysis of both previously proposed FPGA-based Strong FF-APUF and improved conventional APUF designs have been presented. The experimental evaluation of the improved conventional APUF design shows the uniqueness and reliability of 19.46% and 97.03% respectively, higher than that of the work [11]. The experimental min-entropy of the FF-APUF design, 0.54, is more than twice than 0.23 of the improved conventional APUF design. The conditional Shannon entropy and the conditional min-entropy of the FF-APUF design, 0.90 and 0.61, are also higher than 0.88 and 0.60 of the improved conventional APUF design. The performance evaluation results for the FF-APUF design show uniqueness and reliability results of 41.53% and (93.30%(voltage), 97.10%(temperature)), respectively. The FF-APUF is also shown to be more resistant to the modelling attacks, including LR and CMA-ES, than the conventional APUF design. The compact placement of the circuit also ensures that the design incurs in least hardware reported in the literature to date. The FPGA-based Strong FF-APUF design significantly improves upon the previous APUF designs, and has potential to be the basis for CRP-based authentication applications in the IoT.

Acknowledgment

This work was partly supported by the Institute for Information & communications Technology Promotion(IITP) grant funded by the Korean government(MSIT) (No. 2016-0-00399, Study on secure key hiding technology for IoT devices [KeyHAS Project]), by the Engineering and Physical Sciences Research Council (EPSRC) (EP/N508664/-CSIT2), by the Fundamental Research Funds for the Central Universities China (NE2019102), National Natural Science Foundation China (61771239 and 61871216) and the Six Talent Peaks Project in Jiangsu Province (2018-XYDXX-009).

References


Chongyan Gu (S’14–M’16) received the Ph.D. degree from Queen’s University Belfast, Belfast, U.K., in 2016. She received the M.Sc. degree with distinction in data communications from the University of Sheffield, Sheffield, U.K., in 2006. Currently, she is a Lecturer in the Center for Secure Information Technologies (CSIT), Queen’s University Belfast (QUB), U.K.. She was a Research Fellow in CSIT, QUB, U.K.. Before joining QUB, she was an electronic engineer in vehicle security and communication system design of GAC Mitsubishi Corporation, China. Her current research interests include hardware trustworthiness, physical unclonable functions, true random number generator, hardware Trojans, logic obfuscation, and machine learning.
**Weiqiang Liu** (M’12-SM’15) received the B.Sc. degree in Information Engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China and the Ph.D. degree in Electronic Engineering from the Queen’s University Belfast (QUB), Belfast, UK, in 2006 and 2012, respectively. In Dec. 2013, he joined the College of Electronic and Information Engineering, NUAA, where he is currently an Associate Professor. He was a Research Fellow in the Institute of Electronics, Communications and Information Technology (ECIT) at QUB from Aug. 2012 to Nov. 2013. He has published one research book by Artech House and over 60 leading journal and conference papers. His paper was finalist in the Best Paper Contest of IEEE ISCAS 2011 and he is the co-author of a Best Paper Candidate of ACM GLSVLSI 2015. One of his papers was the Most Popular Article of IEEE Transactions on Computers (TC) in July 2017 and one was selected as the Feature Paper of IEEE TC in the 2017 December issue. He serves as an Steering Committee Member of IEEE Transactions on Multi-Scale Computing Systems, the Associate Editor of IEEE Transactions on Computers, and the Guest Editors of two special issues of IEEE Transactions on Emerging Topics in Computing. He has been a technical program committee member for several international conferences including ARITH, ASAP, ISCAS, ISVLSI, NANOARCH and ICONIP. He is a member of IEEE Circuits & Systems for Communications (CASC) Technical Committee. His research interests include approximate computing, hardware security and VLSI design for digital signal processing and cryptography.

**Yijun Cui** received the B.E. degree in information engineering from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2010, where he is currently pursuing the Ph.D. degree. He was visiting PhD student in the Data Security System Group in the Centre of Secure Information Technologies, at Queen’s University Belfast, UK. His current research interests are mainly in the hardware security.

**Neil Hanley** received first-class honours in the BEng. degree, and the Ph.D degree in Electrical and Electronic Engineering from University College Cork, Cork, Ireland, in 2006 and 2014 respectively. He is currently a Principal Engineer at CSIT in Queen’s University Belfast. His research interests include secure hardware architectures for quantum-safe cryptography, physically unclonable functions and their applications, and securing embedded systems from side-channel attacks.

**Máire O’Neill** (M’03-SM’11) is currently Director of the UK Research Institute in Secure Hardware and Embedded Systems (RISE). She is Chair of Information Security and is Research Director of Data Security Systems at the Centre for Secure Information Technologies (CSIT), Queen’s University Belfast. She also leads the EU H2020 SAFEcrypto (Secure architectures for Future Emerging Cryptography) project (www.safecrypto.eu). She previously held an EPSRC Leadership Fellowship (2008-2014) and was a former holder of a Royal Academy of Engineering research fellowship (2003-2008). She has received numerous awards for her research work which include a 2014 Royal Academy of Engineering Silver Medal and British Female Inventor of the Year 2007. She has authored two research books and has over 130 peer-reviewed conference and journal publications. She is an Associate Editor for IEEE TC and IEEE TETC and is an IEEE Circuits and Systems for Communications Technical committee member. She is a member of the Royal Irish Academy and a Fellow of the Irish Academy of Engineering. She is also a senior member of the IEEE and a member of the IET and IACR. Her research interests include hardware cryptographic architectures, lightweight cryptography, side channel analysis, physical unclonable functions, post-quantum cryptography and quantum-dot cellular automata circuit design.

**Fabrizio Lombardi** received the BSc (Hons.) degree in electronic engineering degree from the University of Essex, United Kingdom, in 1977, the master’s degree in microwaves and modern optics in 1978 and the diploma degree in microwave engineering in 1978 from the Microwave Research Unit at the University College London, and the PhD degree from the University of London in 1982. In 1977, he joined the Microwave Research Unit at the University College London. He is currently the holder of the International Test Conference Endowed Chair Professorship at North-eastern University, Boston. His research interests include bio-inspired and nanomanufacturing/computing, VLSI design, testing, and fault/defect tolerance of digital systems. He has extensively published in these areas and coauthored/edited seven books. He is a fellow of the IEE.